网格型胖树: 一种片上光网络新结构

doi:10.3969/j.issn.1001-2400.2011.06.002

Abstract

Abstract:

Based on silicon photonic technology, optical network-on-chip (ONoC) can offer significant bandwidth and power advantages, which provides a promising solution to overcoming the limitations of traditional electronic interconnect. In this paper, based on the advantages of Mesh and Fat Tree, we propose a new ONoC including its topology, scaling and routing algorithm and so on. We have simulated and compared several ONoCs based on the topologies including Mesh, Fat Tree (FT) and Butterfly Fat Tree (BFT) in terms of the end-to-end delay, network throughput and power consumption. The results show that the new ONoC has advantages in terms of network performance and cost.

Key words: optical interconnect, network architecture, router

CLC Number:

TP393

WANG Shiqing;GU Huaxi;ZHU Zhangming. Fat tree of Mesh(FoM): a new optical network on chip architecture[J].J4, 2011, 38(6): 8-14+29.

References

［1］ Xiang D, Zhang Y. Cost-effective Power-aware Core Testing in NoCs Based on a New Unicast-based Multicast Scheme ［J］. IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, 2011, 30(1): 135-147.
［2］ Sgroi M, Sheets M, Mihal A, et al. Addressing the System-on-a-chip Interconnect Woes through Communication-based Design ［C］//Design Automation Conference. Las Vegas: IEEE, 2001: 667-672.
［3］ Fujikata J, Nishi K, Gomyo A, et al. LSI On-Chip Optical Interconnection with Si Nano-Photonics ［J］. IEICE Transon Electronics, 2008, 91-C(2): 131-137.
［4］ Kumar S, Jantsch A, Soininen J, et al. A Network on Chip Architecture and Design Methodology ［C］//International Symposium VLSI (ISVLSI). Pittsburgh: IEEE, 2002: 117-124.
［5］ Leiserson C E. Fat Trees: Universal Networks for Hardware Efficient Super Computing ［J］. IEEE Trans on Computer, 1985, 34(10): 892-901.
［6］ Gu H X, Wang S Q, Yang Y T, et al. Design of Butterfly Fat Tree Optical Network on Chip ［J］. Journal of Optical Engineering, 2010, 49(9): 095402(7).
［7］ Pande P P, Grecu C, Ivanov A, et al. Design of a Switch for Network on Chip Applications ［C］//International Symposium on Circuits and Systems (ISCAS): 5. Bangkok: IEEE, 2003: 217-220.
［8］ Li Z, Fay D. Spectrum: a Hybrid Nanophotonic-Electric On-Chip Network ［C］//46th ACM/IEEE Design Automation Conference (DAC). San Francisco: IEEE, 2009: 575-580.
［9］ Poon A, Luo W, X. Cascaded Microresonator-Based Matrix Switch for Silicon On-Chip Optical Interconnection ［J］. Proceedings of the IEEE, 2009, 97(7): 1216-1238.
［10］ Koohi S, Hessabi S. Contention-Free on-Chip Routing of Optical Packets ［C］//3rd ACM/IEEE International Symposium on Networks-on-Chip (NOCS'09). San Diego: IEEE, 2009: 134-143.
［11］ Petracca M, Lee B G. Photonic NoCs: System-Level Design Exploration ［J］. IEEE Micro, 2009, 29(4): 74-85.
［12］ Rijpkema E, Goossens K, Radulescu A, et al. Tradeoffs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip ［J］. IEE Proceedings of Computers and Digital Techniques, 2003, 150(5): 294-302.
［13］ Shacham A, Bergman K, Carloni L P, et al. On the Design of a Photonic Network-on-Chip ［C］//First International Symposium on Network-on-Chip. Princeton: IEEE, 2007: 53-64.
［14］ Kumar S, Jantsch A, Soininen J P, et al. A Network on Chip Architecture and Design Methodology ［C］//IEEE Computer Society Annual Symposium on VLSI. Pittsburgh: IEEE, 2002: 105-112.
［15］ Kariniemi H, Nurmi J. New Adaptive Routing Algorithm for Extended Generalized Fat Trees On-chip ［C］//in International Symposium on System-on-Chip. Tampere: IEEE, 2003: 113-118.
［16］ Shacham A, Bergman K, Carloni L P. On the Design of a Photonic Network-on-Chip ［C］//First International Symposium on Network-on-Chip. Princeton: IEEE, 2007: 53-64.
［17］ Gu H X, Xu J, Zhang W. A Low-power Fat tree-based Optical Network-on-Chip for Multiprocessor System-on-Chip Design ［C］//Automation and Test in Europe Conference and Exhibition (DATE). Nice: IEEE, 2009: 3-8.
［18］ Pande P P, Grecu C, Ivanov A, et al. Design of a Switch for Network on Chip Applications ［C］//International Symposium on Circuits and Systems (ISCAS): 5. Bangkok: IEEE, 2003: 217-220.
［19］ Xu Q, Manipatruni S, Schmidt B, et al. 12.5 Gbit/s Carrier Injection-based Silicon Microring Silicon Modulators ［J］. Optics Express, 2007, 15(2): 430-436.

[1]	ZHOU Peng,YANG Jun. Semantic segmentation of remote sensing images based on neural architecture search [J]. Journal of Xidian University, 2021, 48(5): 47-57.
[2]	YUAN Bo;WANG Binqiang;WANG Zhiming. Green IP lookup architecture and algorithm based on the parallel multi-pipeline [J]. J4, 2012, 39(2): 145-152+167.
[3]	YANG Yanfei;ZHU Zhangming;ZHOU Duan;YANG Yintang. Delay-independent asynchronous dynamic priority arbiter for the network on chips [J]. J4, 2012, 39(1): 42-48+110.
[4]	LIU Yi;YANG Yintang;ZHOU Donghong. Multi-clock router designed for the network-on-chip [J]. J4, 2011, 38(2): 146-150.
[5]	ZHANG Hui-juan1;2;ZHOU Li-hua1;ZHAI Hong-ming3. A router queue management approach based on Nash equilibrium [J]. J4, 2007, 34(2): 327-330.

Fat tree of Mesh(FoM): a new optical network on chip architecture

PDF (PC)

Like

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 5

Metrics

Comments

Recommended 0