［1］ Fukasaku K, Yamazaki T, Kanno M. Origin of I_t2 Drop Depending on Process and Layout with Fully Silicided GGMOS［C］//Electrical Overstress／Electrostatic Discharge Symposium. Piscataway: IEEE, 2011: 1-6.
［2］ Iyer N M, Jiang H, Yap H K, et al. Engineering Fully Silicided Large MOSFET Driver for Maximum I_t1 Performance［C］//Electrical Overstress／Electrostatic Discharge Symposium. Piscataway: IEEE, 2010: 1-6.
［3］ Iyer N M, Jiang H, Yap H K, et al. ESD Engineering Fully Silicided Large MOSFET Driver for Maximum I_t1 Performance［J］. IEEE Transactions on Device and Materials Reliability, 2011, 11(4): 516-521.
［4］ 刘红侠, 刘青山. 018μm CMOS工艺下的新型ESD保护电路设计［J］. 西安电子科技大学学报, 2009, 36(5): 867-870.
Liu Hongxia, Liu Qingshan. Analysis and Design of Novel ESD Protection Circuit in 018μm CMOS Process ［J］. Journal of Xidian University, 2009, 36(5): 867-870.
［5］ 杜鸣, 郝跃. CMOS工艺中栅耦合ESD保护电路［J］. 西安电子科技大学学报, 2006, 33(4): 547-549.
Du Ming, Hao Yue. Design of the ESD Protection Circuit with the Gate-couple Technique in CMOS Technology［J］. Journal of Xidian University, 2006, 33(4): 547-549.
［6］ Chen T, Ker M. Analysis on the Dependence of Layout Parameters on ESD Robustness of CMOS Devices for Manufacturing in Deep-submicron CMOS Process［J］. IEEE Transactions on Semiconductor Manufacturing, 2003, 16(3): 486-500.
［7］ Amerasekera E A, Duvvury C, Anderson W, et al. ESD in Silicon Integrated Circuits［M］. New York: Wiley, 2002: 328.
［8］ 吴晓鹏, 杨银堂, 高海霞, 等. 基于深亚微米工艺的栅接地NMOS静电放电保护器件衬底电阻模型研究［J］. 物理学报, 2013, 62(4): 047203.
Wu Xiaopeng, Yang Yintang, Gao Haixia, et al. A Compact Model of Substrate Resistance for Deep Sub-micron Gate Grounded NMOS Electrostatic Discharge Protection Device ［J］. Acta Physica Sinica, 2013, 62(4): 047203.
［9］ Oh K, Duvvury C, Banerjee K, et al. Investigation of Gate to Contact Spacing Effect on ESD Robustness of Salicided Deep Submicron Single Finger NMOS Transistors［C］//Reliability Physics Symposium Proceedings. Piscataway: IEEE, 2002: 148-155.
［10］ Mohan N, Kumar A. Modeling ESD Protection［J］. IEEE Potentials, 2005, 24(1): 21-24.
［11］ Ker M, Chen T. Substrate-triggered Technique for On-chip ESD Protection Design in a 018μm Salicided CMOS Process［J］. IEEE Transactions on Electron Devices, 2003, 50(4): 1050-1057.
［12］ Zurich Integrated Systems Engineering Incorporated. ISE-TCAD Dessis Simulation User's Manual［M］. Zurich: Integrated Systems Engineering, 2005: 55-56.