[1] Gonzalez M, Schandy J, Wainstein N, et al. Wireless Image-sensor Network Application for Population Monitoring of Lepidopterous Insects Pest (Moths) in Fruit Crops [C]//Proceedings of IEEE International Instrumentation and Measurement Technology Conference. Piscataway: IEEE, 2014: 1394-1398.
[2] Munir A, Gordon-Ross A, Ranka S. Multi-core Embedded Wireless Sensor Networks: Architecture and Applications [J]. IEEE Transactions on Parallel and Distributed Systems, 2014, 25(6): 1553-1562.
[3] Singh V, Singh I P, Sud S K. Low Power Embedded Controlled Sensor Network for Agricultural Application [C]//Proceedings of IEEE Long Island Systems, Applications and Technology Conference. New York: IEEE, 2014: 1-4.
[4] Borges L M, Velez F J, Lebres A S. Survey on the Characterization and Classification of Wireless Sensor Network Applications [J]. IEEE Communications Surveys & Tutorials, 2014, 16(4): 1860-1890.
[5] 杨银堂, 高翔, 柴常春, 等. 一种WSN中的能耗优化动态路由算法 [J]. 西安电子科技大学学报, 2010, 37(5): 777-782.
Yang Yintang, Gao Xiang, Chai Changchun, et al. Novel Dynamic Routing Algorithm for Energy Optimization in WSN [J]. Journal of Xidian University, 2010, 37(5): 777-782.
[6] Melani M, Bertini L, De M M, et al. Hot Wire Anemometric Mems Sensor for Water Flow Monitoring[C]//Proceedings of Design, Automation and Test in Europe. Piscataway: IEEE, 2008: 342-347.
[7] Zhang Y M, Huang M S, Wang N, et al. Energy Efficient Processing Engine in LDPC Application with High-speed Charge Recovery Logic [J]. Journal of Semiconductor Technology and Science, 2012, 12(3): 341-352.
[8] Wang A, Chandrakasan A. A 180mV FFT Processor Using Subthreshold Circuit Techniques [C]//Digest of Technical Papers of the IEEE International Solid-state Circuits Conference: 4. Piscataway: IEEE, 2004: 292-293, 285, 529.
[9] Kao J, Ma W H, Sathe V, et al. A Charge-recovery 600MHz FIR Filter with 15-cycle Latency Overhead [C]//Proceedings of the 35th European Solid-state Circuits Conference. Piscataway: IEEE, 2009:160-163.
[10] Zhang Y, Okamura L, Yoshihara T. An Energy Efficiency 4-bit Multiplier with Two-phase Non-overlap Clock Driven Charge Recovery Logic [J]. IEICE Transactions on Electronics, 2011, E94-C(4): 605-612.
[11] Ou T C, Zhang Z Y, Papaefthymiou M C. An 821MHz 79Gb/s 73pJ/b/iteration Charge-Recovery LDPC Decoder [C]//Digest of Technical Papers of the IEEE International Solid-state Circuits Conference: 57. Piscataway: IEEE, 2014: 462-463. |