［1］ Sze S M, Gibbons G. Effect of Junction Curvature on Breakdown Votage in Semiconductors［J］. Solid-state Electronics, 1966, 9(9): 831-845.
［2］ 陈星弼. 功率MOSFET与高压集成电路［M］. 南京:东南大学出版社,1990.
［3］ Huang H M, Chen X B. New Expressions for Non-punch-through and Punch-through Abrupt Parallel-plane Junctions Based on Chynoweth Law［J］. Journal of Semiconductors, 2013, 34(7): 63-67.
［4］ Baliga B J. Fundamentals of Power Semiconductor Devices［M］. New York: Springer-Verlag, 2008.
［5］ He J, Zhang X. A Semi-theoretical Relationship between the Breakdown Voltage of Field Plate Edge and Field Design in Planar P-N Junction Terminated with Finite Field Plate［J］. Microelectronics Journal, 2001, 32(9): 763-767.
［6］ He J, Huang R, Zhang X, et al. Analytical Model of Threedimensional Effect on Voltage and Edge Peak Field Distributions and Optimal Space for Planar Junction with a Single Field Limiting Ring［J］. Solid-state Electronics, 2001, 45(1): 79-85.
［7］ Tam W S, Siu S L, Wong O Y, et al. Modeling of Terminal Ring Structures for High-voltage Power MOSFETs［J］. Microelectronics Reliability, 2012, 52(8): 1645-1650.
［8］ Baradai N E, Sanfilippo C, Carta R, et al. An Improved Methodology for the CAD Optimization of Multiple Floating Field Limiting Ring Terminations［J］. IEEE Transactions on Electron Devices, 2011, 58(1): 266-270.
［9］ Sze S M, Kwok K N. Physics of Semiconductor Devices［M］. Third Edition. New Jersey: John Wiley ＆ Sons Incorporated, 2007.
［10］ Bose S C J V, De Souza M M, Narayanan E M S, et al. Influence of a Shallow P+Offset Region on a Novel Edge Termination Technique Using Lightly Doped P-Rings［C］//Proceedings of the International Semiconductor Conference: 1. Piscataway: IEEE, 1999: 63-66.
［11］ De Souza M M, Bose S C J V, Narayanan E M S, et al. A Novel Area Efficient Floating Limiting Ring Edge Termination Technique［J］. Solid-state Electronics, 2000, 44(8): 1381-1386.
［12］ Tihanyi J. Integrated Power Devices［C］//Technical Digest of International Electron Devices Meeting. New York: IEEE, 1982: 6-10.
［13］ Feiler W, Falck E, Gerlach W. Multistep Field Plates for High-voltage Planar p-n Junctions［J］. IEEE Transactions on Electron Devices, 1992, 39(6): 1514-1520.
［14］ 蒲石, 郝跃. 一种P沟VDMOS器件的研究与实现［J］. 西安电子科技大学学报, 2013, 40(6): 58-61.
Pu Shi, Hao Yue. The Development and Realization of P-channel VDMOS［J］. Journal of Xidian University, 2013, 40(6): 58-61.
［15］ Meng Q G, Li B Simulation and Analysis on Transient Performance of VDMOS［C］//Proceedings of 2nd International Conference on Measurement, Information and Control. Washington: IEEE Computer Society, 2013: 1307-1310.
［16］ Zheng S G, Zhang J, Zeng X H, et al. Design and Progress Simulation on High Voltage VDMOS［C］//Advances in Intelligent and Soft Computing. Heidelberg: Springer Verlag, 2011: 155-163.
［17］ Jiang W. Statical Simulation and Analysis on 650V VDMOS Tubes［C］//Proceedings of 2nd International Conference on Measurement, Information and Control. Washington: IEEE Computer Society, 2013: 1311-1314.