[1] |
BARBY J A, GUINDI R. Circuitsim93:A Circuit Simulator Benchmarking Methodology Case Study[C]// Sixth Annual IEEE International ASIC Conference and Exhibit. Piscataway: IEEE, 1993:531-535.
|
[2] |
USHIDA A, YAMAGAMI Y, NISHIO Y, et al. An Efficient Algorithm for Finding Multiple DC Solutions Based on the SPICE-Oriented Newton Homotopy Method[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002, 21(3):337-348.
doi: 10.1109/43.986427
|
[3] |
陶李, 田彤. 一种Si CMOS的Ka波段毫米波功率放大器[J]. 西安电子科技大学学报, 2021, 48(2):190-196.
|
|
TAO Li, TIAN Tong. Si CMOS Ka-Band Millimeter Wave Power Amplifier[J]. Journal of Xidian University, 2021, 48(2):190-196.
|
[4] |
YILMAZ E, GREEN M M. Some Standard SPICE DC Algorithms Revisited:Why Does SPICE Still Not Converge?[C]// 1999 IEEE International Symposium on Circuits and Systems.Piscataway:IEEE, 1999, 6:286-289.
|
[5] |
VOGT H, HENDRIX M, NENZI P, et al. Ngspice User’s Manual Version 33[J/OL]. [2020-11-15]. http://ngspice.sourceforge.net/docs.html.
|
[6] |
WEEKS W, JIMENEZ A, MAHONEY G, et al. Algorithms for ASTAP-A Network-Analysis Program[J]. IEEE Transactions on Circuit Theory, 1973, 20(6):628-634.
doi: 10.1109/TCT.1973.1083755
|
[7] |
YU H, INOUE Y, SAKO K, et al. An Effective SPICE3 Implementation of the Compound Element Pseudo-Transient Algorithm[J]. IEICE Transactions on Fundamentals of Electronics,Communications and Computer Sciences, 2007, 90(10):2124-2131.
|
[8] |
JIN Z, WU X, NIU D, et al. Effective Implementation and Embedding Algorithms of CEPTA Method for Finding DC Operating Points[J]. IEICE Transactions on Fundamentals of Electronics,Communications and Computer Sciences, 2013, 96(12):2524-2532.
|
[9] |
WU X, JIN Z, NIU D, et al. A PTA Method Using Numerical Integration Algorithms with Artificial Damping for Solving Nonlinear DC Circuits[J]. Nonlinear Theory and Its Applications,IEICE, 2014, 5(4):512-522.
doi: 10.1587/nolta.5.512
|
[10] |
WU X, JIN Z, NIU D, et al. An Effective Time-Step Control Method in Damped Pseudo-Transient Analysis for Solving Nonlinear DC Circuit Equations[J]. IEICE Transactions on Fundamentals of Electronics,Communications and Computer Sciences, 2015, 98(11):2274-2282.
|
[11] |
WU X, JIN Z, NIU D, et al. An Adaptive Time-Step Control Method in Damped Pseudo-Transient Analysis for Solving Nonlinear DC Circuit Equations[J]. IEICE Transactions on Fundamentals of Electronics,Communications and Computer Sciences, 2017, 100(2):619-628.
|
[12] |
JIN Z, LIU M P, WU X. An Adaptive Dynamic-Element PTA Method for Solving Nonlinear DC Operating Point of Transistor Circuits[C]// 2018 IEEE 61st International Midwest Symposium on Circuits and Systems.Piscataway:IEEE, 2018:37-40.
|
[13] |
ROYCHOWDHURY J, MELVILLE R. Delivering Global DC Convergence for Large Mixed-Signal Circuits Via Homotopy/Continuation Methods[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(1):66-78.
doi: 10.1109/TCAD.2005.852461
|
[14] |
LEE J, CHIANG H D. Constructive Homotopy Methods for Finding All or Multiple DC Operating Points of Nonlinear Circuits and Systems[J]. IEEE Transactions on Circuits and Systems I:Fundamental Theory and Applications, 2001, 48(1):35-50.
doi: 10.1109/81.903186
|
[15] |
JIN Z, FENG T, DUAN Y R, et al. PALBBD:A Parallel ArcLength Method Using Bordered Block Diagonal Form for DC Analysis[C]// Proceedings of the 2021 on Great Lakes Symposium on VLSI. New York: ACM, 2021:327-332.
|
[16] |
HAO W, ZHENG C. An Adaptive Homotopy Method for Computing Bifurcations of Nonlinear Parametric Systems[J]. Journal of Scientific Computing, 2020, 82(3):1-19.
doi: 10.1007/s10915-019-01102-1
|
[17] |
OUDETALLAH J, BAHIA G, OUANNAS A, et al. The Quotient Homotopy Analysis Method for Solving Nonlinear Initial Value Problems[C]// 2021 International Conference on Information Technology.Piscataway:IEEE, 2021:195-199.
|
[18] |
贾鼎成, 王磊磊, 高薇. 三维集成电路中内存的经时击穿分析与检测[J]. 西安电子科技大学学报, 2019, 46(4):182-189.
|
|
JIA Dingcheng, WANG Leilei, GAO Wei. Analysis and Detection of TDDB Degradation for DRAM in 3D-ICs[J]. Journal of Xidian University, 2019, 46(4):182-189.
|
[19] |
ZHAO J Q, WEN Y, LUO Y C, et al. SFLU:Synchronization-Free Sparse LU Factorization for Fast Circuit Simulation on GpUs[C]// 2021 58th ACM/IEEE Design Automation Conference. Piscataway: IEEE, 2021:37-42.
|