Bit plane-parallel VLSI architecture for a modified SPIHT algorithm using depth-first search bit stream processing