×
模态框(Modal)标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框(Modal)标题
×
Toggle navigation
Home
About Journal
Editorial Board
Instruction
Subscription
Contact Us
中文
FPGA implementation of a high-throughput memory-efficient LDPC decoder
ZHANG Gui-hua1;ZHANG Shan-xu2;LI Ying2
J4 . 2008, (
3
): 427 -432 .