FPGA implementation of a high-throughput memory-efficient LDPC decoder
ZHANG Gui-hua1;ZHANG Shan-xu2;LI Ying2
(1. School of Electronic Engineering, Xidian Univ., Xi′an 710071, China; 2. State Key Lab. of Integrated Service Networks, Xidian Univ., Xi′an 710071, China)