×
模态框(Modal)标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框(Modal)标题
×
Toggle navigation
Home
About Journal
Editorial Board
Instruction
Subscription
Contact Us
中文
High-speed low-power clock network design for NoC
LIU Yi;CHEN Bo;YANG Yintang;LIU Gang
J4 . 2013, (
3
): 115 -120 . DOI: 10.3969/j.issn.1001-2400.2013.03.017