×
模态框（Modal）标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框（Modal）标题
×
Toggle navigation
Home
About Journal
Editorial Board
Instruction
Subscription
Contact Us
中文
Design of double sample 1.2V 7bit 125MS/s pipelined ADC
WANG Xiaofei;HAO Yue
Journal of Xidian University . 2016, (
4
): 23 -28 . DOI: 10.3969/j.issn.1001-2400.2016.04.005
