×
模态框(Modal)标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框(Modal)标题
×
Toggle navigation
Home
About Journal
Editorial Board
Instruction
Subscription
Contact Us
中文
Area-efficient high-speed VLSI design of the RS(255,239) decoder
ZHANG Jing-bo1;DAI Xian-ying2;ZHANG He-ming2;HU Hui-yong1;JIA Da-zhong1
J4 . 2008, (
1
): 116 -120 .