×
模态框（Modal）标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框（Modal）标题
×
Toggle navigation
Home
About Journal
Editorial Board
Instruction
Subscription
Contact Us
中文
Analysis of RLC interconnect tree delay based on "effective capacitance"
DONG Gang;YANG Yin-tang;LI Yue-jin
J4 . 2004, (
4
): 509 -512 .
