低功耗无磁流量测量MCU的系统设计

doi:10.3969/j.issn.1001-2400.2010.05.026

Abstract

Abstract:

To attain the low power operation for the MCU used in three-function meters, the design of a 16-bits low power MCU(MXTM16) used in magnetic-free measurement of flow is presented. By designing the flow-measurement module as an independent module, the CPU can always operate in the sleeping mode during detection. A clock source with a continuously tunable frequency is added for the measurement module to reduce the dynamic power consumption in all kinds of application. By using clock-gating to switch idle modules like the phase-locked loop, a system operating in a low consumption of 26.8μA is finally achieved, the power consumption being reduced by 50％.

Key words: low power, micro processors, system design, no-magnetic sensor

ZHU Qi-xi;CHE De-liang;SHEN Xu-bang. Design of a low power MCU used for no-magnetic flow measurement[J].J4, 2010, 37(5): 921-926.

References

[1] Zhang Xinhua. YX225 Non-magnetic Sensor Manual[EB/OL] . [2009-02-15] . http://www.lianliwm.com/.
[2] 武斌, 忻龙彪. 基于 PIC单片机的低功耗无磁IC卡水表设计[J] . 低压电器, 2008(10): 11-14.
Wu Bin, Xin Longbiao. Design of Nonmagnetic IC Card Water Meter with Low Power Consumption Based on PIC Microcontroller[J] . Low Voltage Apparatus, 2008(10):11-14.
[3] 龚炳江, 刘艳. 低功耗预付费热量表的研究[J] . 制造业自动化, 2008, 30(5): 82-84.
Gong Bingjiang, Liu Yan. The Research on Prepayment Heat Meter with Ultra Low Power Consumption[J] . Manufacturing Automation, 2008, 30(5): 82-84.
[4] 黎洪生, 张英. 基于单片机的无磁传感水表的设计[J] . 传感器与微系统, 2006, 3(25): 54-56.
Li Hongsheng, Zhang Ying. Design of Nonmagnetic Water Meter Based on Chip Microcomputer [J] . Transducer and Microsystem Technologies, 2006, 3(25): 54-56.
[5] Hernitscheck C. Rotation Detection with the MSP430 Scan IF[EB/OL] . [2004-02-20] . http://www.ti.com.
[6] Texas Instruments Incorporated. MSP430XW42X Mixed Signal Microcontroller[EB/OL] . [2007-03-05] . http://www.ti.com.
[7] Texas Instruments Incorporated. MSP430fW42X Scan IF Peripheral User's Guide[EB/OL] . [2003-06-08] . http://www.ti.com.
[8] Kok S Y, Kean H B. Clock Gating Methodology for High Performance Work Processor in 90nm [C] //Proc IEEE ICSE . New York: IEEE, 2004: 1689-1693.
[9] Oklobdzija V, Krishnamurthy R. High-performance Energy-Efficient Microprocessor Design[M] . Berlin: Springer Publisher, 2005.
[10] 田朋, 尹光. CMOS电路中系统级低功耗设计研究[J] . 辽宁大学学报, 2008, 35(2): 125-128.
Tian Peng, Yin Guang. The Study of System-Level Low Power Consumption Design in CMOS Circuit[J] . Journal of Liaoning University, 2008, 35(2): 125-128.
[11] 封晴, 章慧彬, 夏光. SRAM静态低功耗设计[J] . 电子与封装, 2008, 8(11): 16-19.
Feng Qing, Zhang Huibin, Xia Guang. Technology of Low Power Dissipation for SRAM Designing[J] . Electronics ＆ Packaging, 2008, 8(11): 16-19.
[12] 蔡敏, 舒俊. 低电压低功耗CMOS基准电压源设计[J] . 华南理工大学学报, 2008, 36(7): 25-27.
Cai Min, Shu Jun. Design of CMOS Voltage Reference for Low Voltage and Low Power Consumption[J] . Journal of South China University of Technology, 2008, 36(7): 25-27.
[13] 刘毅, 杨银堂. 采用相邻耦合动态功耗优化的低功耗布线方法[J] . 西安电子科技大学学报, 2007, 34(5): 712-715.
Liu Yi, Yang Yintang. Low Power Routing Method Based on Reducing Adjacent Signal Coupling Dissipation[J] . Journal of Xidian University, 2007, 34(5): 712-715.
[14] 冯国臣, 刘兴旺, 沈绪榜. 基于DBL结构的嵌入式64kb SRAM的低功耗设计[J] . 西安电子科技大学学报, 2005, 32(4):643-647.
Feng Guochen, Liu Xingwang, Shen Xubang. Low Power Design of the Embedded 64kb SRAM Based on the DBL Approach[J] . Journal of Xidian University, 2005, 32(4): 643-647.
[15] 马群刚, 杨银堂, 李跃进. 基于互连的一种FPGA 最优功耗延时积设计[J] . 西安电子科技大学学报, 2004, 31(1): 32-35.
Ma Qungang, Yang Yintang, Li Yuejin. Ethod for the Optimal Energy Delay Product of FPGA Based on the Interconnect[J] . Journal of Xidian University, 2004, 31(1): 32-35.

Design of a low power MCU used for no-magnetic flow measurement

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Metrics

Comments

Recommended 10

[1]	CHEN Diping, YING Tao, DONG Gang. Design of a low-power low-temperature-drift LDO regulator in mobile chips [J]. Journal of Xidian University, 2018, 45(6): 57-62.
[2]	CHEN Zhenhai, WEI Jinghe, YU Zongguang, SU Xiaobo, XUE Yan, ZHANG Hong. High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC [J]. Journal of Xidian University, 2018, 45(6): 137-143+149.
[3]	CAI Jiangzheng;HEI Yong;YUAN Jia;CHEN Liming. Near-threshold non-precharged SRAM [J]. Journal of Xidian University, 2018, 45(1): 106-111.
[4]	MENG Fanzhen;LIU Hong;WANG Mingliang;LIN Shuiyang;TIAN Tong. Design of the CMOS low power sub-sampler with integrated filtering for the internet of things [J]. Journal of Xidian University, 2017, 44(3): 108-113.
[5]	MENG Fanzhen;LIU Hong;WANG Mingliang;LIN Shuiyang;TIAN Tong. Design of the low power wake-up receiver for internet of things communication [J]. Journal of Xidian University, 2017, 44(2): 95-100.
[6]	TANG Weitong;WANG Pengjun;WANG Qian. Design of the magnitude ternary comparator of CNFET [J]. J4, 2016, 43(1): 139-143+156.
[7]	ZHANG Yimeng;ZHANG Yuming;ZHANG Yimen. Low power dissipation real time counter for sensor network application [J]. J4, 2015, 42(6): 66-69+112.
[8]	ZHANG Li;ZHUANG Yiqi;ZHAO Weisheng;TANG Hualian. Design of the writing circuit with a low supply voltage for the spin-transfer torque random access memory [J]. J4, 2014, 41(3): 131-137.
[9]	DU Yongqian;ZHUANG Yiqi;LI Xiaoming;JING Xin;DAI Li. New type bandgap reference for UHF RFID tag [J]. J4, 2013, 40(2): 148-152+200.
[10]	YUAN Bo;WANG Binqiang;WANG Zhiming. Green IP lookup architecture and algorithm based on the parallel multi-pipeline [J]. J4, 2012, 39(2): 145-152+167.
[11]	TANG Longfei;ZHUANG Yiqi;LIU Weifeng;JIN Zhao. Low-power BLF genarator for the UHF RFID tag [J]. J4, 2011, 38(5): 152-158+164.
[12]	SUN Qiang;SUN Xing-qi;MA Guang-sheng. High-level power optimization method for multiple supply voltage using the multi-objective genetic algorithm [J]. J4, 2009, 36(5): 933-939.
[13]	MA Feng-xiang;SUN Yi-he. Research on SoC prototype verification technology [J]. J4, 2005, 32(6): 982-986.
[14]	LIU Feng;ZHUANG Yi-qi;DAI Guo-ding. Algorithm and VLSI architecture for computational complexity scalable block marching motion estimation [J]. J4, 2005, 32(6): 901-906.
[15]	ZHU Zhang-ming;YANG Yin-tang. A sub-１V PTAT voltage reference based on the bulk-driven technique [J]. J4, 2005, 32(3): 367-369.