[1] Chen M D, Silva-Martinez J, Nix M, et al. Low-Voltage Low-Power LVDS Drivers [J]. IEEE Journal of Solid-State Circuits, 2005, 40(2): 472-479.
[2] Yan Y, Szymanski T H. Low Power High Speed I/O Interfaces in 0.18μm CMOS [C]//ICECS2003. Sharjah: IEEE, 2003: 826-829.
[3] Sun Jiaxing, Ye Qing, Zhou Yumei, et al. Signal Integrity for 0.18μm CMOS Technology [J]. Chinese Journal of Semiconductors, 2003, 24(10): 1030-1033.
[4] Rysin A, Livshits P, Sofer S, et al. Inter-symbol Interference (ISI) in On-die Transmission Lines [C]//COMCAS 2009. Tel Aviv: IEEE, 2009: 1-5.
[5] 孔亮. 模拟集成电路信号完整性中抖动与振铃问题的研究[D]. 西安: 西安电子科技大学, 2010.
[6] Stievano I S, Maio I A, Canavero E G, et al. Behavioral Macromodels of Differential Drivers with Pre-emphasis [C]//SPI2005. Garmisch-Partenkirchen: IEEE, 2005: 129-132.
[7] Choi S W, Lee H B, Park H J. A Three-Data Differential Signaling over Four Conductors with Pre-Emphasis and Equalization: a CMOS Current Mode Implementation [J]. IEEE Journal of Solid-State Circuits, 2006, 41(3): 633-641.
[8] 韦雪明, 李平. 一种2.5Gb/s带预加重结构的低压差分串行发送器[J]. 微电子学, 2010, 40(6): 770-773.
Wei Xueming, Li Ping. A 2.5Gb/s LVDS Transmitter with Pre-emphasis [J]. Microelectronics Journal, 2010, 40(6): 770-773.
[9] Djahanshahi H, Hansen F, Salama C A T. Gigabit-per-Second, ECL-Compatible I/O Interface in 0.35-μm CMOS [J]. IEEE Journal of Solid-State Circuits, 1999, 34(8): 1074-1083.
[10] Taguchi M, Shi K. Signal Transmission with Reduced Ring of Signals: U.S. Patent, 2002/0000847 [P]. 2002-01-03.
[11] 张昌骏. 信号完整性分析基础系列-时钟的抖动测量与分析[J]. 前沿技术, 2010, 29(2): 7-11.
Zhang Changjun. Signal Integrity Analysis Series-measurement and Analysis of Clock Jitter [J]. Frontier Technologies, 2010, 29(2): 7-11.
[12] Agrawal A P. Design Considerations for Digital Interconnects in Lossy Dielectric Medium [C]//41st ARFTG Conference Digest-Spring. Atlanta: IEEE, 1993: 113-126.
[13] Johnson H, Graham M. High-Speed Digital Design: a Handbook of Black Magic [M]. Englewood Cliffs: Prentice Hall PTR, 2003: 133-244.
[14] Young B. Digital Signal Integrity Modeling and Simulation with Interconnects and Packages [M]. Upper Saddle River: Prentice Hall, 2000: 88.
[15] Karim N, Agrawal A P. Plastic Packages' Electrical Performance: Reduced Bond Wire Diameter [R/OL]. [2011-06-01]. http://www.amkor.com/services/electrical/newabstr.pdf. |