J4 ›› 2015, Vol. 42 ›› Issue (1): 194-199+212.doi: 10.3969/j.issn.1001-2400.2015.01.031

• Original Articles • Previous Articles     Next Articles

High performance CPML acceleration scheme with GPU for FDTD

BAI Bing;NIU Zhongqi   

  1. (School of Electronic Engineering, Xidian Univ., Xi'an  710071, China)
  • Received:2014-06-06 Online:2015-02-20 Published:2015-04-14
  • Contact: BAI Bing E-mail:bbai@mail.xidian.edu.cn

Abstract:

To overcome computational redundancy and memory-access redundancy of the traditional GPU-accelerated CPML technique, a novel division-free and minimum-access CPML scheme is proposed. In the proposed scheme, the division operators in the CPML method are merged into a series of fixed coefficients by optimally rearranging the iteration process of CPML and then, the reduplicate memory accesses are eliminated by updating the FDTD and CPML operation in the PML region jointly. Experimental results show that the proposed structure can save up to 70% operation time compared with the traditional GPU-CPML technique and 44% of field updating in the PML region, without any loss of accuracy.

Key words: finite difference time domain method, convolution perfectly matched layer, graphics processing unit, parallel computing, compute unified device architecture

CLC Number: 

  • TP391.9