用于电荷域流水线ADC的1.5位子级电路

doi:10.3969/j.issn.1001-2400.2016.06.029

Abstract

Abstract:

A 1.5bit sub-stage circuit based on bucket-brigade devices (BBD) for high speed charge domain pipelined ADCs is presented to solve the problem that the performances of high-speed, high-resolution ADCs rely on the opamps with large gain-bandwidth production, which results in large power consumption. Charge transfer and residue charge calculation are realized with a boosted charge transfer (BCT) circuit in the proposed 1.5bit sub-stage, and therefore, the high-performance opamps in traditional pipelined ADCs are eliminated and the power consumption can be reduced remarkably. Based on the proposed 1.5bit sub-stage circuit, a 10bit 250MS/s charge domain pipelined ADC is designed in 0.18μm CMOS technology. Measurement results under a sampling frequency of 250MHz and an input sinusoidal frequency of 9.9MHz show that the ADC achieves a spurious free dynamic range (SFDR) of 64.4dB and a signal-to-noise-and-distortion ration(SNDR) of 56.9dB, with power consumption of only 45mW.

Key words: pipelined analog-to-digital converter, pipelined sub-stage circuit, charge domain

HUANG Songren;CHEN Zhenhai;ZHANG Hong;LI Xue;QIAN Hongwen;YU Zongguang. 1.5bit substage circuit for charge domain pipelined ADCs[J].Journal of Xidian University, 2016, 43(6): 170-175.

References

［1］ ALI A M A, MORGAN A A, DILLON C, et al. A 16-bit 250-MS/s IF Sampling Pipelined ADC with Background Calibration ［J］. IEEE Journal of Solid-state Circuits, 2010, 45(12): 2602-2612.
［2］ PAYNE R, CORSI M, SMITH D, et al. A 16-Bit 100 to 160 MS/s SiGe BiCMOS Pipelined ADC with 100dBFS SFDR ［J］. IEEE Journal of Solid-state Circuits, 2010, 45(12): 2613-2622.
［3］ FANG B N, WU J T. A 10-Bit 300-MS/s Pipelined ADC with Digital Calibration and Digital Bias Generation ［J］. IEEE Journal of Solid-state Circuits, 2013, 48(3): 670-683.
［4］ YANG C Y, LI F L, LI W T, et al. An 85mW 14-bit 150MS/s Pipelined ADC with 71.3dB Peak SNDR in 130nm CMOS ［C］//Proceedings of the 2013 IEEE Asian Solid-state Circuits Conference. Washington: IEEE Computer Society, 2013: 85-88.
［5］ SETTERBERG B, POULTON K, RAY S, et al. A 14b 2.5GS/s 8-way-interleaved Pipelined ADC with Background Calibration and Digital Dynamic Linearity Correction ［C］//Digest of Technical Papers-IEEE International Solid-state Circuits Conference: 56. Piscataway: IEEE, 2013: 466-467.
［6］ ALI A M A, DINC H, BHORASKAR P, et al. A 14 Bit 1 GS/s RF Sampling Pipelined ADC with Background Calibration ［J］. IEEE Journal of Solid-state Circuits, 2014, 49(12): 2857-2867.
［7］ MIYAHARA Y, SANO M, KOYAMA K. et al. A 14b 60 MS/s Pipelined ADC Adaptively Cancelling Opamp Gain and Nonlinearity ［J］. IEEE Journal of Solid-state Circuits, 2014, 49(2): 416-425.
［8］ SEPKE T, FIORENZA J K, SODINI C G, et al. Comparator-based Switched-capacitor Circuits for Scaled CMOS Technologies ［C］//Digest of Technical Papers-IEEE International Solid-state Circuits Conference. Piscataway: IEEE, 2006: 220-221.
［9］ BROOKS L, LEE H S. A Zero-Crossing-Based 8-bit 200MS/s Pipelined ADC ［J］. IEEE Journal of Solid-state Circuits, 2007, 42(12): 2677-2687.
［10］ BERGLUND C N. Analog Performance Limitations of Charge Transfer Dynamic Shift Registers ［J］. IEEE Journal of Solid-state Circuits, 1971, 6(6): 391-394.
［11］ ANTHONY M, KOHLER E, KURTZE J, et al. A Process-scalable Low-power Charge-domain 13-bit Pipeline ADC［C］//IEEE Symposium on VLSI Circuits-Digest of Technical Papers. Piscataway: IEEE, 2008: 212-213.
［12］ CHEN Z H, HUANG S R, ZHANG H, et al. A 27-mW 10-bit 125-MSPS Charge-domain Pipelined ADC with PVT Insensitive Boosted Charge Transfer ［J］. Journal of Semiconductors, 2013, 34(3): 035009.
［13］ CHEN Z H, QIAN H W, HUANG S R, et al. Low Power Time-interleaved 10-bit 250 MSPS Charge Domain Pipelined ADC for IF Sampling ［J］. Journal of Semiconductors, 2013, 34(6): 065005.
［14］ SHIN C S, AHN G C. A 10-bit 100-MS/s Dual-channel Pipelined ADC Using Dynamic Memory Effect Cancellation Technique ［J］. IEEE Transactions on Circuits and Systems II: Express Briefs, 2011, 58(5): 274-278.

[1]	CHEN Zhenhai, WEI Jinghe, YU Zongguang, SU Xiaobo, XUE Yan, ZHANG Hong. High precision common mode charge error fore-ground calibration circuit for the charge-domain ADC [J]. Journal of Xidian University, 2018, 45(6): 137-143+149.
[2]	CHEN Zhenhai;WEI Jinghe;SU Xiaobo;ZOU Jiaxuan;ZHANG Hong;YU Zongguang. Low power time-interleaved 12-bit 500MS／s charge-domain ADC [J]. Journal of Xidian University, 2017, 44(6): 109-115+137.
[3]	CHEN Zhenhai;YU Zongguang;LI Xiankun;WEI Jinghe;HUANG Songren;SU Xiaobo. High precision voltage reference generator for 16-bit 100MS/s ADC [J]. Journal of Xidian University, 2017, 44(3): 127-132+180.
[4]	DONG Siwan;ZHU Zhangming;LIU Minjie;YANG Yintang. Optimum design of the MDAC circuit for the 8bit 80MS/s pipelined A/D converter [J]. J4, 2016, 43(1): 162-166+172.

1.5bit substage circuit for charge domain pipelined ADCs

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 4

Metrics

Comments

Recommended 10