[1] GAMMAITONI L, CHIUCHI D, MADAMI M, et al. Towards Zero-power ICT[J]. Nanotechnology, 2015, 26(22): 222001.
[2] RENTERGEM Y V, VOS A D. Optimal Design of a Reversible Full Adder[J]. International Journal of Unconventional Computation, 2005, 1(3): 339-355.
[3] KEYES R W, LANDAUER R. Minimal Energy Dissipation in Logic[J]. IBM Journal of Research and Development, 1970, 14 (2): 152-157.
[4] LENT C S, TOUGAW P D. A Device Architecture for Computing with Quantum Dots[J]. Proceedings of the IEEE, 1997, 85(4): 541-557.
[5] 杨晓阔, 蔡理, 张明亮, 等. 基于形状工程的可靠磁性逻辑器件和触发器实现[J]. 电子学报, 2013, 41(8): 1609-1614.
YANG Xiaokuo, CAI Li, ZHANG Mingliang, et al. Reliable Magnetic Logic Device and Flip-flop by Shape Engineering of Nanomagnet[J]. Acta Electronica Sinica, 2013, 41(8): 1609-1614.
[6] HAIDER M B, PITTERS J L, DILABIO G A, et al. Controlled Coupling and Occupation of Silicon Atomic Quantum Dots at Room Temperature[J]. Physical Review Letters, 2009, 102(4): 046805.
[7] THAPLIYAL H, RANGANATHAN N. Reversible Logic-based Concurrently Testable Latches for Molecular QCA[J]. IEEE Transactions on Nanotechnology, 2010, 9(1): 62-69.
[8] THAPLIYAL H, RANGANATHAN N, KOTIYAL S. Design of Testable Reversible Sequential Circuits[J]. IEEE Transactions on Very Large Scale Integration Systems, 2013, 21(7): 1201-1209.
[9] SEN B, DUTTA M, SOME S, et al. Realizing Reversible Computing in QCA Framework Resulting in Efficient Design of Testable ALU[J]. ACM Journal on Emerging Technologies in Computing Systems, 2014, 11(3): A30.
[10] WALUS K, DYSART T J, JULLIEN G A, et al. QCADesigner: A Rapid Design and Simulation Tool for Quantum-dot Cellular Automata[J]. IEEE Transactions on Nanotechnology, 2004, 3(1): 26-31.
[11] QCADESIGNER WEBSITE. ATIPS Laboratory at the University of Calgary[EB/OL]. [2016-03-12]. http://www.qcadesigner.ca.
[12] IBRAHIM W, BEIU V, SULIEMAN M H. On the Reliability of Majority Gates Full Adders[J]. IEEE Transactions on Nanotechnology, 2008, 7(1): 56-67. |