一种能改善DDS输出精度的技术

doi:10.3969/j.issn.1001-2400.2018.03.011

Abstract

Abstract:

In today's widely used direct digital frequency synthesis technology, there is a slight difference between the actual output frequency and the frequency to be generated due to the rounding of the frequency control word. In this paper, the phase accumulation process in the direct digital frequency synthesizer is controlled to basically realize a direct digital frequency synthesis technique without the mantissa frequency. The design and control process is optimized by the phase difference variation characteristics between the actual output frequency and the theoretical frequency. Experimental results show that the technical scheme can effectively reduce the influence of the mantissa frequency in the direct digital frequency synthesis technology by nearly ten thousand times, and the control process has a little effect on the phase noise, frequency stability, and other indicators of the output signal.

Key words: direct digital frequency synthesis, frequency accuracy, frequency synthesizers, fractional frequency control word

QU Bayi;MI Jie;CHEN Ruijie;DONG Shaofeng;CHEN Xiaolong;ZHOU Wei. Technology of the improvement on the output accuracy of DDS[J].Journal of Xidian University, 2018, 45(3): 58-62.

References

［1］ ZHAO Z Y, LI X Y, CHANG W G. LFM-CW Signal Generator Based on Hybrid DDS-PLL Structure［J］. Electronics Letters, 2013, 49(6): 381-382.
［2］ ZHOU Z H, LA RUE G S. A 12-bit Nonlinear DAC for Direct Digital Frequency Synthesis［J］. IEEE Transactions on Circuits and Systems Ⅰ: Regular Papers, 2008, 55(9): 2459-2468.
［3］ AVITABILE G, CANNONE F, VANIA A. Phase Shifter Based on DDS-driven Offset-PLL［J］. Electronics Letters, 2006, 42(25): 1438-1439.
［4］ GHOSH M, CHIMAKURTHY L S J, DAI F F, et al. A Novel DDS Architecture Using Nonlinear ROM Addressing with Improved Compression Ratio and Quantization Noise［C］//Proceedings of the 2004 IEEE International Symposium on Circuits and Systems. Piscataway: IEEE, 2004: II705-II708.
［5］刘马良, 朱樟明, 郭旭龙, 等. 一种4路内插CORDIC的14位吉赫兹DDS IP核［J］. 西安电子科技大学学报，2013, 40(6): 62-66.
LIU Maliang, ZHU Zhangming, GUO Xulong, et al. 4 Channel Interpolated 14bit High Speed CORDIC DDS IP Core［J］. Journal of Xidian University, 2013, 40(6): 62-66.
［6］张俊安, 李广军, 张瑞涛, 等. 单片直接数字频率合成器产品发展综述［J］. 微电子学, 2015, 45(5): 676-680.
ZHANG Jun'an, LI Guangjun, ZHANG Ruitao, et al. An Overview of Direct Digital Frequency Synthesizer IC［J］. Microelectronics, 2015, 45(5): 676-680.
［7］ de CARO D, STROLLO A G M. High Performance Direct Digital Frequency Synthesizers Using Piecewise Polynomial Approximation［J］. IEEE Transactions on Circuits and Systems I: Regular Papers, 2005, 52(2): 324-337.
［8］屈八一, 宋焕生, 周渭, 等. 一种新型不同频直接鉴相的锁相环［J］. 西安电子科技大学报, 2014, 41(2): 172-177.
QU Bayi, SONG Huansheng, ZHOU Wei, et al. Novel Phase Locked Loop with Direct Phase Detection for Two Frequency Different Signals［J］. Journal of Xidian University, 2014, 41(2): 172-177.
［9］ LANGLOIS J M P, AL-KHALILI D. Phase to Sinusoid Amplitude Conversion Techniques for Direct Digital Frequency Synthesis［J］. IEE Proceedings: Circuits, Devices and Systems, 2004, 151(6): 519-528.
［10］ GALLEANI L, TAVELLA P. Robust Detection of Fast and Slow Frequency Jumps of Atomic Clocks［J］. IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, 2017, 64(2): 475-485.
［11］ ZHAN L, LIU Y, YAO W, et al. Utilization of Chip-scale Atomic Clock for Synchrophasor Measurements［J］. IEEE Transactions on Power Delivery, 2016, 31(5): 2299-2300.
［12］白丽娜, 周渭, 都倩倩, 等. 一种新颖的铯原子钟频率信号处理的线路技术［J］. 西安电子科技大学学报, 2015, 42(2): 71-76.
BAI Lina, ZHOU Wei, DU Qianqian, et al. Novel Cesium Atomic Clock Frequency Signal Processing Circuit Technology［J］. Journal of Xidian University, 2015, 42(2): 71-76.

Technology of the improvement on the output accuracy of DDS

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 0

Metrics

Comments

Recommended 10