[1] GALLAGER R. Low-density-parity-check-code[J]. IRE Transactions on Information Theory, 1962, 8(1): 21-28.
[2] MACKAY D J C, NEAL R M. Shannon Limit Performance of Low Density Parity Check Codes[J]. Electronics Letters, 1997, 33(6): 457-458.
[3] VERMA S, SHARMA S. FPGA Implementation of Low Complexity LDPC Iterative Decoder[J]. International Journal of Electronics, 2016, 103(7): 1112-1126.
[4] BONCALO O, AMARICAI A, MIHANCEA P F, et al. Memory Trade-offs in Layered Self-corrected Min-sum LDPC Decoders[J]. Analog Integrated Circuits and Signal Processing, 2016, 87(2): 169-180.
[5] LIU Z, WANG Y P, Lu L L. Parallel Algorithmic Optimization and Achievement for LDPC Encoding and Decoding on CUDA Platform[C]//Proceeding of the 2015 International Conference on Computational Science and Computational Intelligence. Piscataway: IEEE, 2016: 632-636.
[6] LIN Y, NIU W S. High Throughput LDPC Decoder on GPU[J]. IEEE Communications Letters, 2014, 18(2): 344-347.
[7] JI H, CHO J, SUNG W. Memory Access Optimized Implementation of Cyclic and Quasi-cyclic LDPC Codes on a GPGPU[J]. Journal of Signal Processing Systems, 2011, 64(1): 149-159.
[8] HOU Y, LIU R K, PENG H, et al. High Throughput Pipeline Decoder for LDPC Convolutional Codes on GPU[J]. IEEE Communications Letters, 2015, 19(12): 2066-2069.
[9] KANG S, MOON J. Parallel LDPC Decoder Implementation on GPU Based on Unbalanced Memory Coalescing[C]//Proceeding of the IEEE International Conference on Communications. Piscataway: IEEE, 2012: 3692-3697.
[10] WANG G, WU M, SUN Y, et al. GPU Accelerated Scalable Parallel Decoding of LDPC Codes[C]//Proceeding of the Asilomar Conference on Signals, Systems and Computers. Piscataway: IEEE, 2011: 2053-2057.
[11] FARBER R. CUDA Application Design and Development[M]. San Francisco: Morgan Kaufmann, 2011: 111-112. |