[1]Lee S J, Lee K, Yoo H J. Analysis and Implementation of Practical, Cost-effective Networks on Chips [J]. Design & Test of Computers, 2005(22): 422-433.
[2]Pamunuwa D, Tenhunen H. Repeater Insertion to Minimise Delay in Coupled Interconnects [C]//Conf VLSI Design. Milwaukee: IEEE CS Press, 2001: 513-517.
[3]Chen Mingdeng, Silva-Martinez J, Nix M, et al. Low-voltage Low-power LVDS Drivers [J]. Solid-State Circuits, 2005(40): 472-479.
[4]Victor B, Keutzer K. Bus Encoding to Prevent Crosstalk Delay [C]//IEEE/ACM Int'l Conf. Computer-Aided Design (ICCAD 01). Milwaukee: IEEE CS Press, 2001: 57-63.
[5]张恒龙, 顾华玺. 片上网络拓朴结构研究 [J]. 中国集成电路, 2007(11): 42-46.
Zhang Henglong, Gu Huaxi. Research of Network on Chip Topology [J]. China Integrated Circuit, 2007(11): 42-46.
[6]Lee K M, Lee S J, Kim S E. A 51mW 1.6GHz Network for Low-power Heterogeneous SoC Platform [C]//ISSCC Dig of Tech. New York: IEEE Press, 2004: 152-153.
[7]张富彬, 何庆延, 彭思龙. 调整门和连线尺寸以减小串扰的拉格朗日松弛法 [J]. 计算机工程与科学, 2007(29): 73-76.
Zhang Fubing, He Qingyan, Peng Silong. Gate and Wire Sizing for Crosstalk Reduction by Lagrangian Relaxation [J]. Computer Engineering & Science, 2007(29): 73-76.
[8]Rossi D, Metra C. Exploiting ECC Redundancy to Minimize Crosstalk Impact [J]. Design & Test of Computer, 2005(22): 59-70.
[9]刘毅, 杨银堂, 王乃迪. 采用相邻耦合动态功耗优化的低功耗布线方法 [J]. 西安电子科技大学学报, 2007, 34(5): 712-715.
Liu Yi, Yang Yintang, Wang Naidi. Low Power Routing Method Based on Reducing Adjacent Signal Coupling Dissipation [J]. Journal of Xidian University, 2007, 34(5): 712-715. |