一种高性能CMOS电流模Winner-take-all电路

doi:10.3969/j.issn.1001-2400.2012.03.012

Abstract

Abstract:

A novel CMOS current-mode Winner-take-all (WTA) circuit is presented. The design utilizes a regenerative circuit to improve the resolution and speed. Without using any current mirror, a rectifier circuit is used to output the current, which improves the precision of the output current. Different from conventional WTA designs with a binary-tree structure, a new concurrent N-input WTA structure is also proposed. An 8-input WTA is implemented using TSMC 0.18μm technology. The design is evaluated and compared with the well-known WTA benchmark circuits. Simulation results show that proposed design can provide a resolution of 1nA and a precision of 99.99%, and at the same time provide the compactness and low power. It is ideal for a variety of embedded intelligent applications.

Key words: CMOS, current-mode, Winner-take-all, comparator, rectifier circuit

CLC Number:

TN432

DAI Li;ZHUANG Yiqi;JING Xin;TANG Hualian. High-performance CMOS current-mode Winner-take-all circuit[J].J4, 2012, 39(3): 80-85.

References

［1］袁冰, 来新泉, 贾新章, 等. 片内频率补偿实现电流模DC-DC高稳定性［J］. 西安电子科技大学学报, 2008, 35(4): 685-690.
Yuan Bing, Lai Xinquan, Jia Xinzhang, et al. Implementation of High Stability with On-chip Frequency Compensation in Current Mode DC-DC Converter ［J］. Journal of Xidian University, 2008, 35(4): 685-690.
［2］ Mak T, Lam K P, Ng H S, et al. A CMOS Current-Mode Dynamic Programming Circuit ［J］. IEEE Trans on Circuits and Systems I, 2010, 57(12): 3112-3123.
［3］ Smedley S, Taylor J, Wilby M. A Scalable High-speed Current-mode Winner-take-all Network for VLSI Neural Applications ［J］. IEEE Trans on Circuits and Systems I: Regular Papers, 1995, 42(5): 289-291.
［4］ Lazzaro J, Lyckenbush S, Malhowad M A, et al. Winner-take-all of O(n) Complexity ［C］//Advances in Neural Signal Processing Systems. San Mateo: Morgan Kaufmann, 1989: 703-711.
［5］ Demosthenous A, Smedley S, Taylor J. A CMOS Analog Winner-takes-all Network for Large-scale Applications ［J］. IEEE Trans on Circuits and Systems-I: Fundamental Theory and Applications, 1998, 45(3): 300-304.
［6］ Yu C C, Tang Y C, Liu B D. Design of High Performance CMOS Current-mode Winner-take-all Circuit［C］//Proceedings of the International Conference on ASIC. Piscataway: IEEE, 2003: 568-572.
［7］ Tomatsopoulos B, Demosthenous A. Low Power, Low Complexity CMOS Mmultiple-input Replicating Current Comparators and WTA/LTA Circuits［C］//European Conference on Circuit Theory and Design (ECCTD). Piscataway: IEEE, 2005: 241-244.
［8］ Dlugosz R, Talaska T. Low Power Current-mode Binary-tree Asynchronous Min-Max Circuit ［J］. Microelectronics Journal, 2010, 41(1): 64-73.
［9］牛秀卿, 陈宇. 新型CMOS电流比较器设计［J］. 南开大学学报, 2001, 34(2): 88-90.
Niu Xiuqing, Chen Yu. A Novel Type of CMOS Current Comparator ［J］. Journal of Acta Scientiarum Naturalium Universitatis Nakaiensis, 2001, 34(2):88-90.
［10］ Chen L, Shi B, Lu C. A Robust High-speed and Low-power CMOS Current Comparator Circuit［C］//IEEE Asia-Pacific Conference on Circuits and Systems. Piscataway: IEEE, 2000: 174-177.
［11］ Banks D, Toumazou C. Low-power High-speed Current Comparator Design ［J］. Electronics Letters, 2008, 44(3): 171-172.
［12］ Kushwah C B, Soni D, Gamad R S. New Design of CMOS Current Comparator ［C］//Second International Conference on Emerging Trends in Engineering and Technology (ICETET). Piscataway: IEEE, 2009: 125-129.
［13］蔡黎彬, 王卫东. 一种新型高速电流比较器的研究与设计［J］. 电子科技, 2010, 23(4): 36-37.
Cai Libin, Wang Weidong. Research into and Design of a Novel High Speed and High Accuracy Current Comparator ［J］. Electronic Science and Technology, 2010, 23(4): 36-37.
［14］ Allen P E, Holberg D R. CMOS模拟集成电路设计［M］. 第2版. 北京：电子工业出版社, 2002.

[1]	TAO Li,TIAN Tong. Si CMOS Ka-band millimeter wave power amplifier [J]. Journal of Xidian University, 2021, 48(2): 190-196.
[2]	TANG Weitong;WANG Pengjun;WANG Qian. Design of the magnitude ternary comparator of CNFET [J]. J4, 2016, 43(1): 139-143+156.
[3]	DONG Siwan;ZHU Zhangming;LIU Minjie;YANG Yintang. Optimum design of the MDAC circuit for the 8bit 80MS/s pipelined A/D converter [J]. J4, 2016, 43(1): 162-166+172.
[4]	WANG Jingmin;YANG Zheng;YANG Yintang. Highly efficient interface circuit for vibrational energy harvesting applications [J]. J4, 2015, 42(6): 118-123.
[5]	ZHANG Yanlong;ZHUANG Yiqi;LI Zhenrong;REN Xiaojiao;QI Zengwei;DU Yongqian;LI Hon. 5～20GHz CMOS attenuator with a low insertion loss and a low phase error [J]. J4, 2015, 42(2): 89-94+145.
[6]	JING Xin;ZHUANG Yiqi;TANG Hualian;ZHANG LI;DU Yongqian. Novel dual-channel MOS bootstrapped switch circuit [J]. J4, 2014, 41(3): 138-144.
[7]	ZHAO Lei;YANG Yintang;ZHU Zhangming;LIU Lianxi. High performance BiCMOS differential reference voltage generator [J]. J4, 2012, 39(4): 11-16.
[8]	WANG Hui1;WANG Song-lin1;LAI Xin-quan2;DAI Guo-ding2;GUO Bao-long1. The design and realization of wide input and fast start up high precision voltage reference [J]. J4, 2008, 35(2): 272-276.
[9]	YANG Yin-tang;REN Le-ning;FU Jun-xing. Ultra-low voltage operational amplifier based on quasi-floating gate transistors [J]. J4, 2005, 32(4): 501-503.
[10]	ZHU Zhang-ming;YANG Yin-tang. A sub-１V PTAT voltage reference based on the bulk-driven technique [J]. J4, 2005, 32(3): 367-369.
[11]	WANG Ping;YANG Yin-tang;WANG Xu. Study of temperature properties of the SiC CMOS inverter [J]. J4, 2005, 32(3): 396-399.
[12]	ZHU Zhang-ming;YANG Yin-tang;YIN Tao. A novel low voltage high precision CMOS current reference [J]. J4, 2005, 32(2): 174-178.
[13]	ZHAI Yan;YANG Yin-tang;ZHU Zhang-ming;WANG Fan. A rail-to-rail operational amplifier IP core for SOC application [J]. J4, 2005, 32(1): 112-115.
[14]	DAI Xian-ying;HAO Dong-yan;ZHANG He-ming;HU Hui-yong;Lü Yi. A study of simulation and an analysis of a SiGe CMOS structure [J]. J4, 2004, 31(3): 338-341.

High-performance CMOS current-mode Winner-take-all circuit

PDF (PC)

Like

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 14

Metrics

Comments

Recommended 0