[1] RIM A, INTISSSAR T, MOHAMEDR M. Fault Coverage Analysis of Selection Circuit Based BIST for RF CP-PLL [C]//Proceedings of the 13th International Multi-conference on Systems, Signals and Devices. Piscataway: IEEE, 2016: 552-557.
[2] DONG X, CHEN M J, SUN J G. Scan BIST with Biased Scan Test Signals [J]. Science in China Series F: Information Sciences, 2008, 51(7): 881-895.
[3] RYU J Y, KIM B C. Low-cost Testing of 5GHz Low Noise Amplifiers Using New RF BIST Circuit [J]. Journal of Electronic Testing: Theory and Applications, 2005, 21(6): 571-581.
[4] JEONG J W, KITCHEN J, OZEV S. Process Independent Gain Measurement with Low Overhead via BIST/DUT Co-design [C]//Proceedings of the IEEE VLSI Test Symposium: 2016. Piscataway: IEEE, 2016: 1-6.
[5] TANG A, YU L, HAN F J, et al. CORDIC-based FFT Real-time Processing Design and FPGA Implementation[C]//Proceedings of the 2016 IEEE 12th International Colloquium on Signal Processing and Its Applications. Piscataway: IEEE, 2016: 233-236.
[6] RYU J Y, KIM B C, SYLLA I. A New Low-cost RF Built-in Self-test Measurement for System-on-chip Transceivers[J]. IEEE Transactions on Instrumentation and Measurement, 2006, 55(2): 381-388.
[7] SLEIMAN B, ISMAIL M. A CMOS Amplitude Detector for RF-BIST and Calibration[C]//Proceedings of the 2009 16th IEEE International Conference on Electronics, Circuits and Systems. Piscataway: IEEE, 2009: 807-810.
[8] JEONG J W, NASSERY A, KITCHEN J N, et al. Built-in Self-test and Digital Calibration of Zero-IF RF Transceivers [J]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 2016, 24(6): 2286-2298.
[9] JEONG J W, OZEV S, SEN S, et al. Built-in Self-test and Characterization of Polar Transmitter Parameters in the Loop-back Mode[C]//Proceedings of the Design, Automation and Test in Europe. Piscataway: IEEE, 2014: 1-6.
[10] LIANG C F, CHEN S H, LIU S I. A Digital Calibration Technique for Charge Pumps in Phase-locked Systems[J]. IEEE Journal of Solid-State Circuits, 2008, 43(2): 390-398.
[11] AGARWAL P, SINGH S P, KUMAR PANDEY V. Mathematical Analysis of Blackman Window Function in Fractional Fourier Transform Domain[C]//Proceedings of the 2014 International Conference on Medical Imaging, m-Health and Emerging Communication Systems. Piscataway: IEEE, 2014: 120-125.
[12] TOIHRIA I, AYADI R, MASMOUDI M. High Performance BIST PLL Approach for VCO Testing[C]//Proceedings of the 2014 1st International Conference on Advanced Technologies for Signal and Image Processing. Piscataway: IEEE , 2014: 517-522.
[13] WU Y R, HSIEH Y K, KU P C, et al. A Built-in Gain Calibration Technique for RF Low-noise Amplifiers[C]//Proceedings of the IEEE VLSI Test Symposium. Piscataway: IEEE, 2014: 1-6. |