| ［1］ |
LU G Y, WANG Y, CAO J, et al. A Novel Low-leakage Power-rail ESD Clamp Circuit with Adjustable Triggering Voltage and Superior False-triggering Immunity for Nanoscale Applications［C］//Proceedings of the 2016 IEEE International Symposium on Circuits and Systems. Piscataway: IEEE, 2016: 265-268.
|
| ［2］ |
SALMAN A A, FARBIZ F, APPASWAMY A. State-of-the-art ESD Protection Devices and Techniques for Digital and Analog Technologies［C］//Proceedings of the 2016 Soi-3d-Subthreshold Microelectronics Technology Unified Conference. Piscataway: IEEE, 2016: 7804383.
|
| ［3］ |
DEPARTMENT OF DEFENSE OF USA. MIL-STD-883JMethod 3015.9［S］. Washington: Department of Defense of USA, 2013.
|
| ［4］ |
LIOU J C, LIN W D. Integrated Multi-level CMOS Electrostatic Discharge (MLC-ESD) Protection Medical Ultrasound Chip System［C］//Proceedings of the 2016 3rd International Conference on Green Technology and Sustainable Development. Washington: IEEE Computer Society, 2016: 78-81.
|
| ［5］ |
王怡飞, 白雪飞, 郭立. 一种CMOS IC片上电源ESD保护电路［J］. 电子器件, 2008, 31(6): 1780-1782.
|
|
WANG Yifei, BAI Xuefei, GUO Li. Power System ESD Protection Circuit Design in CMOS IC［J］. Chinese Journal of Election Devices, 2008, 31(6): 1780-1782.
|
| ［6］ |
刘红侠, 刘青山. 0.18μm CMOS工艺下的新型ESD保护电路设计［J］. 西安电子科技大学学报, 2009, 36(5): 867-870.
|
|
LIU Hongxia, LIU Qingshan. Analysis and Design of Novel ESD Protection Circuit in 0.18μm CMOS Process［J］. Journal of Xidian University, 2009, 36(5): 867-870.
|
| ［7］ |
LI Z G, YUE S G, SUN Y S. GDNMOS Design for ESD Protection in Submicron CMOS VLSI［C］//Proceedings of the 2009 1st Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics. Piscataway: IEEE, 2009: 432-435.
|
| ［8］ |
CAO J, YE Z, WANG Y, et al. A Low-leakage Power Clamp ESD Protection Circuit with Prolonged ESD Discharge Time and Compact Detection Network［C］//Proceedings of the 2015 IEEE 11th International Conference on ASIC. Piscataway: IEEE, 2015: 7516982.
|
| ［9］ |
LEE J H, IYER N M, JAIN R, et al. New Voltage Controlled Diode for Power Rail and Regulator ESD Protection［C］//Proceedings of the 2017 IEEE International Reliability Physics Symposium. Piscataway: IEEE, 2017: 7936299.
|
| ［10］ |
BINKLEY D M, HOPPER C E, TUCKER S D, et al. A CAD Methodology for Optimizing Transistor Current and Sizing in Analog CMOS Design［J］. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(2): 225-237.
|
| ［11］ |
FARZEEN S, REN G Y, CHEN C H. An Ultra-low Power Ring Oscillator for Passive UHF RFID Transponders［C］//Proceedings of the 2010 IEEE International 53rd Midwest Symposium on Circuits and Systems. Piscataway: IEEE, 2010: 558-561.
|
| ［12］ |
ASHTON R A, WEIR B E, WEISS G, et al. Voltages before and after HBM Stress and Their Effect on Dynamically Triggered Power Supply Clamps［C］//Proceedings of the 2004 Electrical Overstress/Electrostatic Discharge Symposium. Rome: ESD Association, 2004: 5272616.
|
