[1]PAUL R G,PAUL J H,STEPHEN H L.Analysis and design of ananlog integrated circuits[M].4th Edition.Beijing:High Education Press,2005.
[2]LI Yan,WU Jin,HUANG Zhiqi.A Sub-1×10-6/℃ high-order curvature-compensated bandgap reference[J].IEEE APCCAS,2008,30(6):1204-1207.
[3]LEUNG K N,MOK K T.A sub-1-V 15×10-6/℃ CMOS bandgap voltage reference without requiring low threshold voltage device[J].IEEE J.Solid-State Circuits,2002,37(4):526-530.
[4]LI Jinghu,WANG Yongsheng,YU Mingyan.A novel piecewise curvature corrected CMOS bandgap reference[C].Mexico:IEEE Proceedings of the 7th International Caribbean Conference on Devices,Circuits and Systems,2008:1-5.
[5]HUANG Shizhen,LIN Wei,CHEN Wangsheng.A design of high PSRR CMOS voltage reference based on subthreshold MOSFETs[C].Korea:IEEE Conference on Industrial Electronics and Applications,2008:2495-2498.
[6]CHENG Dongfang,LI Xiaohui,ZHANG Jue.A dual-output voltage reference for high-accuracy pipelined ADC[C].Japan:IEEE,ICEPT-HDP,2008:1-4.
[7]JIANG T,YANG H Z.Bandgap reference design by means of multiple point curvature compensation[J].Chinese Journal of Semiconductors,2007,28(4):490-495. |