［1］ Voldman S. ESD: Circuits and Devices［M］. New Jersey: Wiley, 2006.
［2］ 刘红侠, 刘青山. 0.18μm CMOS工艺下的新型ESD保护电路设计［J］. 西安电子科技大学学报, 2009, 36(5): 867-870.
Liu Hongxia, Liu Qingshan. Analysis and Design of Novel ESD Protetion Circuit in 0.18μm CMOS Process［J］. Journal of Xidian University, 2009, 36(5): 867-870.
［3］ Smith J C, Boselli G. A MOSFET Power Supply Clamp with Feedback Enhanced Triggering for ESD pRotection in Advanced CMOS Technologies［J］. Microelectronics Reliability, 2005, 45(3): 201-210.
［4］ Luo Y, Nayak D, Gitlin D, et al. Oxide Reliability of Drain Engineered I/O NMOS from Hot Carrier Injection［J］. IEEE Electronic Device Letters, 2003, 24(2): 686-688.
［5］ Cao K,  Lee W C, Liu W, et al. BSIM4 Gate Leakage Model Including Source-drain Partition［C］//IEDM Technical Digest. Piscataway: IEEE, 2000: 815-818.
［6］ Chiu P Y, Ker M D. New Low-leakage Power-rail ESD Clamp Circuit in a 65-nm Low-voltage CMOS Process［J］. IEEE Transactions on Device and Materials and Reliability, 2011, 11(3): 474-483.
［7］ Yeh C T, Ker M D. High Area-efficient ESD Clamp Circuit with Equivalent RC-based Detection Mechanism in a 65-nm CMOS Process［J］. IEEE Transactions on  Electronic Devices, 2013, 60(10): 1011-1018.
［8］ Ker M D, Chang W J. ESD Protection Design with On-chip ESD Bus and High-voltage-tolerant ESD Clamp Circuit for Mixed-voltage I/O Buffers［J］. IEEE Transactions on  Electronic Devices, 2008, 55(6): 1409-1416.
［9］ Ker M D, Wang C T. Design of High-voltage-tolerant ESD Protection Circuit in Low-voltage CMOS Pocesses［J］. IEEE Transactions on  Deviceic and Materials Reliability, 2009, 9(1): 49-58.
［10］ Ker M D, Lin C Y. High-voltage-tolerant ESD Clamp Circuit with Low Standby Leakage in Nanoscale CMOS Process［J］. IEEE Transactions on  Electronic Devices, 2010, 57(6): 1636-1641.
［11］ Wang C T, Ker M D. Design of 2×V_DD-tolerant Power-rail ESD Clamp Circuit with Consideration of Gate Leakage Current in 65-nm CMOS Technology［J］. IEEE Transactions on  Electronic Devices, 2010, 57(7): 1460-1465.
［12］ van Der J B, van Wijmeersch S, Serneels B, et al. Protection of a 3.3V Domain and Switchable 1.8V/3.3V I/O in a 40nm Pure 1.8V Process［C］//EOS/ESD Symposium Proceedings. New York: ESD Association, 2011: 1-6.
［13］ Yeh C T, Ker M D. New Design of 2×V_DD-tolerant Power-rail ESD Clamp Circuit for Mixed-voltage I/O Buffers in 65-nm CMOS Technology［J］. IEEE Transactions on  Circuit System Ⅱ: Express Brief, 2012, 59(12): 178-182.
［14］ Liu Hongxia, Yang Zhaonian, Zhuo Qingqing. Two ESD Detection Circuits for 3×V_DD Tolerant I/O Buffer in Low-voltage CMOS Processes with Low Leakage Currents［J］. IEEE Transactions on  Device Materials Reliability, 2013, 13(1): 319-321.
［15］ Yang Zhaonian, Liu Hongxia, Wang Shulong. Low Leakage 3×V_DD-tolerant ESD Detection Circuit without Deep N-well in a Standard 90-nm Low-voltage CMOS Process［J］. Science China Technological Sciences, 2013, 56(4): 2046-2051.