[1] |
刘牮, 刘振 . 开关电源中传导干扰的抑制措施[J]. 电子科技, 2016,29(10):29-32.
doi: 10.16180/j.cnki.issn1007-7820.2016.10.009
|
|
Liu Jian, Liu Zhen . Suppression of conductive interference in switch mode power supply[J]. Electronic Science and Technology, 2016,29(10):29-32.
doi: 10.16180/j.cnki.issn1007-7820.2016.10.009
|
[2] |
Yin J Q, Huang S, Duan Q Z, et al. An 800 mA load current LDO with wide input voltage range [C].Chengdu: Circuits, Devices and Systems, 2017.
|
[3] |
何光旭, 马文超, 王彬 . 输出电容对LDO稳定性影响分析[J]. 电子与封装, 2017,17(8):29-32.
|
|
He Guangxu, Ma Wenchao, Wang Bin . Analysis of effect of output capacitor on LDO stability[J]. Electronics & Packaging, 2017,17(8):29-32.
|
[4] |
Qu X, Zhou Z K, Zhang B . Ultralow-power fast-transient output-capacitor-less low-dropout regulator with advanced adaptive biasing circuit[J]. Circuits Devices & Systems LET, 2015,9(3):172-180.
doi: 10.1049/iet-cds.2014.0162
|
[5] |
程立, 黄鲁 . 一种高性能无片外电容型LDO设计[J]. 微电子学与计算机, 2017,34(10):119-122.
|
|
Cheng Li, Huang Lu . Design of a high performance output-capacitorless LDO[J]. Microelectronics & Computer, 2017,34(10):119-122.
|
[6] |
杨学硕, 陆铁军, 宗宇 . 一种极低静态电流LDO线性稳压器的设计[J]. 现代电子技术, 2015,38(20):125-128.
|
|
Yang Xueshuo, Lu Tiejun, Zong Yu . Design of ultra low quiescent current LDO[J]. Modern Electronics Technologe, 2015,38(20):125-128.
|
[7] |
Woo Y H, Mak K H, Leung K N. A full-load hybrid compensated LDO with output capacitance range of 0 to 1μF [C].Taiwan:Electron Devices and Solid-State Circuits, 2017.
|
[8] |
Manikandan P, Bindu B. A capacitor-less Low-Dropout Regulator (LDO) architecture for wireless application [C].Chennai: Nextgen Electronic Technologies: Silicon to Software, 2017.
|
[9] |
胡云斌, 周勇, 胡永贵 , 等. 一种有源零点补偿的片上LDO设计[J]. 微电子学, 2017,47(3):326-329.
|
|
Hu Yunbin, Zhou Yong, Hu Yonggui , et al. Design of an on-chip LDO with active zero compensation[J]. Microelectronics, 2017,47(3):326-329.
|
[10] |
Fan S, Li H, Guo Z , et al. A 5.2 μA quiescent current LDO regulator with high stability and wide load range for CZT detectors[J].IEEE Transactions on Nuclear Science, 2017(99):1-9.
doi: 10.1109/TNS.2017.2676139
|
[11] |
曹正州, 江燕, 张旭东 , 等. 基于零极点追踪的高稳定性片内LDO电路设计[J]. 电子与封装, 2017,17(6):19-22.
|
|
Cao Zhengzhou, Jiang Yan, Zhang Xudong , et al. Design of a highly stable Chip-in LDO circuit based on Pole-Zero tracking frequency compensation[J]. Electronics & Packaging, 2017,17(6):19-22.
|
[12] |
刘忠超, 张雨 . 一种动态零点补偿的LDO线性稳压器设计[J]. 电子质量, 2017,12(1):77-79.
|
|
Liu Zhongchao, Zhang Yu . Design of a dynamic zero compensation low-dropout regulator[J]. Electronics Technology & Quality Engineering, 2017,12(1):77-79.
|
[13] |
胡云斌, 胡永贵, 周前能 . 一种缓冲器阻抗动态调整的LDO[J]. 微电子学, 2017,47(6):739-742.
|
|
Hu Yunbin, Hu Yonggui, Zhou Qianneng . An LDO with buffer impedance dynamic adjustment[J]. Microelectronics, 2017,47(6):739-742.
|
[14] |
任志德, 郭春生, 林平分 . 带有阻抗衰减缓冲的高性能LDO的设计[J]. 微电子学, 2015,45(2):225-227,232.
|
|
Ren Zhide, Guo Chunsheng, Lin Pingfen . Design of high-performance LDO with buffer impedance attenuation[J]. Microelectronics, 2015,45(2):225-227.
|
[15] |
Lim Y, Lee J, Song S , et al. An external Capacitor-less Ultralow-dropout regulator using a Loop-gain stabilizing technique for high Power-supply rejection over a wide range of load current[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017,25(11):3006-3018.
doi: 10.1109/TVLSI.2017.2742603
|
[16] |
周朝阳, 冯全源 . 一种加入动态补偿电路的快速响应LDO设计[J]. 半导体技术, 2015,40(10):739-743.
doi: 10.13290/j.cnki.bdtjs.2015.10.003
|
|
Zhou Chaoyang, Feng Quanyuan . Design of a fast response LDO with the dynamic compensation circuit[J]. Semiconductor Technology, 2015,40(10):739-743.
doi: 10.13290/j.cnki.bdtjs.2015.10.003
|