[1]肖金球,冯翼,仲嘉纛.高速多路实时数据采集处理系统设 [J].计算机工程,2004,30(24):180-181
[2]刘永强.基于FIFO芯片的单片机并行通信 [J].工业控制计算机,2002(10):61-63
[3] 杨世忠,王建国,邢丽娟.FIFO存储缓冲芯片IDT7203的原理及应用 [J].国外电子元器件,2001(8):64-67
[4] 王诚,薛小刚,钟信潮等.FPGA/CPLD 设计工具
Xilinx ISE使用详解 [M].北京:人民邮电出版社,2005
[5]董海霞,李五波.用FIFO设计A_D与DSP之间接口 [J].职教与经济研究,2010(1):60-62
[6]Qizhong Cai, Haiying Yuan. Design for intelligent discharging monitor-discharging control system based on ARM + CPLD. Proceedings of SPIE-The International Society for Optical Engineering,v 7127,2008
[7]汪兵,李存斌,陈鹏等.EVC高级编程及其应用开发 [M]. 北京:中国水利水电出版社,2008
[8]Yao-zheng Zhang, Wen-Lian Wang. Study on multi-channel synchronization acquisition and storage system based on one FIFO. Power System Protection and Control, v 38,n 8,p 100-104,April 16,201
|