[1]Christoph Knoth,Veit B Kleeberger,Petra Nordholz,et al.Fast and waveform independent characterization of current source models[C].Behavioral Modeling and Simulation Workshop (BMAS),IEEE,2009:90-95.
[2]Amit Goel,Sarma Vrudhula.Current source based standard cell model for accurate signal integrity and timing analysis[C].Design,Automation and Test in Europe,2008:574-579.
[3]Cadence.Spice correlation made easy by encounter timing system [EB/OL].(2012-10-10)[2014-10-22]http://community.cadence.com/cadence_blogs_8/b/di/archive.
[4]Peter Feldman,Soroush Abbaspour,Debjit Sinha,et al.Driver Waveform computation for timing analysis with multiple voltage threshold driver models[C].Design Automation Conference (DAC),45th ACM/IEEE,2008:425-428.
[5]Cadence.Effective current source model[EB/OL].(2008-07-12)[2014-10-22]http://www.cadence.com/Alliances/languages/Pages/ecsm.aspx.
[6]Amin C,Kashyap C,Menezes N,et al.A multi-port current source model for multiple-input switching effects in CMOS library cells[C].In DAC,43rd ACM/IEEE,2006:247-252.
[7]Li P,Feng Z,Acar E.Characterizing multistage nonlinear drivers and variability for accurate timing and noise analysis[J].IEEE Transactions on VLSI Systems,2007,15(11):1205-1214. |