LDPC码的级联译码算法的改进与实现

摘要/Abstract

摘要：

针对中短码长中LDPC码的OSD串行级联译码算法,给出了一种FPGA实现方案。该方案基于FPGA芯片中的块RAM资源,实现了OSD译码中GF(2)上的高斯消元算法,避免了其对逻辑资源的大量消耗。结果表明,该实现方案可在中低端FPGA上实现500 kbit·s^-1吞吐量的LDPC码OSD串行级联译码器。

关键词: 信道编码, 低密度奇偶校验码, 可靠性译码, 对数似然比累积, 现场可编程门阵列

Abstract:

An FPGA implementation scheme for the OSD serially concatenated decoding algorithms is proposed for LDPC codes with short or moderate code length.Our scheme implements the GF(2) Gaussian elimination used in OSD algorithm based on the block RAM resource of the FPGA chip,which avoids the large quantity of logic resource demand for the conventional implementation of GF(2) Gaussian elimination.Implementation result shows that the concatenated decoder with 500 kbit·s^-1 throughput can be achieved on middle and low grade FPGA using this scheme.

Key words: channel coding;low density parity-check code;reliability decoding;log-likelihood ratio accumulation;field programmable gate arrays

中图分类号:

TN911.22

陈猛. LDPC码的级联译码算法的改进与实现[J]. , 2014, 27(6): 156-.

CHEN Meng. Improvement and Implementation of Concatenated Decoding for LDPC Codes[J]. , 2014, 27(6): 156-.

参考文献

［1］RICHARDSON T J,URBANKE R L.The capacity of low-density parity-check codes under message-passing decoding［J］.IEEE Transactions on Information Theory,2001,47(2):599-618.

［2］FOSSORIER M.Iterative reliability-based decoding of low-density parity check codes［J］.IEEE Journal on Selected Areas in Communications,2001,19(5):908-917.

［3］GOUNAI S,OHTSUKI T.Lowering error floor of irregular LDPC codes by CRC and OSD algorithm［J］.Ieice Transactions on Communications,2006,E89B(1):1-10.

［4］JIANG M,ZHAO C M,XU E Y,et al.Reliability-based iterative decoding of LDPC codes using likelihood accumulation［J］.IEEE Communications Letters,2007,11(8):677-679.

［5］LI G W,FENG G Z.Generalised reliability-based syndrome decoding of LDPC codes［J］.European Transactions on Telecommunications,2008,19(8):873-877.

［6］BIAN Y B,FENG G Z.A novel concatenation decoding algorithm for short LDPC codes with lower complexities［C］.Proceedings of 2009 Conference on Communication Faculty,2009:550-554.

［7］董自健,酆广增.一种基于缩减伴随式集的QC-LDPC码级联译码算法［J］.电子与信息学报,2010,32(4):825-829.

［8］董自健,酆广增.基于伴随式的OSD改进算法［J］.南京邮电大学学报:自然科学版,2011(1):35-38.

［9］TONG S,ZHENG H J.On combining chase-2 and sum-product algorithms for LDPC codes［J］.Etri Journal,2012,34(4):629-632.

［10］QIAO G L.Parallel decoding scheme based on OSD and KNIH algorithms［J］.Materials Science and Information Technology,2012(43):4813-4816.

［11］BOGDANOV A,MERTENS M C,PAAR C,et al.A parallel hardware architecture for fast gaussian elimination over GF(2)［C］.14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines,Proceedings,2006:237-246.

［12］ZHANG B W,GU G C,SUN L,et al.Floating-point FPGA gaussian elimination in reconfigurable computing system［J］.Chinese Journal of Electronics,2011,20(1):51-54.

［13］ZTE,CATT,RITT,Huawei.R1-051070-comparison of structured LDPC codes and 3GPP turbo codes［S］.Sandiego USA:3GPP TSG RAN WG1 #42bis,2005.

[1]	官靖凯,蔡文郁,朱张峰,唐国栋. 基于QC-LDPC的水下激光通信编码技术[J]. 电子科技, 2022, 35(2): 14-19.
[2]	妙琳,彭亚雄,陆安江. RA码与网络编码的联合设计[J]. 电子科技, 2020, 33(10): 40-44.
[3]	李孟凡,邹子豪,舒凡娣. 基于FPGA实现随机逻辑的混合不确定性故障树分析研究[J]. 电子科技, 2019, 32(4): 6-10.
[4]	姜旭恒，郑政，胡胜男. 基于脉冲压缩的高频超声信号实时增强系统[J]. , 2017, 30(9): 8-.
[5]	袁阳,孟李林. 基于FPGA的千兆以太网数据传输设计[J]. , 2016, 29(2): 156-.
[6]	吴帅,杨文焕,陈斌,夏明豪. 三相电压锁相环模块化自动代码生成[J]. , 2015, 28(7): 31-.
[7]	任泽宇,郭鹏程,王建超,罗丁利. 基于FPGA的F-RAM防掉电设计[J]. , 2014, 27(7): 89-.
[8]	李大习. 基于FPGA的可配置 FFT IP核实现研究[J]. , 2014, 27(6): 46-.
[9]	胡善伟. 基于FPGA的三通道函数信号发生器[J]. , 2014, 27(5): 48-.
[10]	李小龙,孟李林,邵瑞瑞,张小磊. 基于FPGA的PCI Express应用平台设计[J]. , 2014, 27(12): 108-.
[11]	倪士虎, 刘先勇, 曹新丹, 李进. 基于FPGA的LIA设计及其在光声检测中的应用[J]. , 2013, 26(12): 110-.
[12]	裴少俊,胥嘉佳,黄克平. 一种基于AD9854的BPSK信号产生设计[J]. , 2013, 26(1): 74-.
[13]	李超, 石磊. 基于IEEE802.16e标准的LDPC编码器设计与实现[J]. , 2011, 24(6): 40-.
[14]	马仔悦, 王京梅, 孙俊, 李莉. 基于DDS的励磁恒流源设计[J]. , 2011, 24(6): 108-.
[15]	杜亚琦, 周建英. Turbo码在DVB-S系统中的应用研究[J]. , 2010, 23(5): 7-.