[1]尚丽娜,徐新民.FPGA动态重构技术在算术逻辑单元中的应用[J].电子器件,2007,30(3):365-368.
[2]南希,龚龙青,田卫,等.基于FPGA的动态可重构性系统设计与实现[J].电路设计,2009(6):4-11.
[3]蔡启先,蔡洪波,黄晓璐,等.基于FPGA的动态可重构体系结构[J].计算机应用,2006,26(7):1741-1743.
[4]Rafael Maestre,Fadi J Kurdahi,Milagros Fernández,et al.A Framework for Reconfigurable Computing:Task Scheduling and Context Management[J].IEEE Transaction on VLSI Systems,2001,9(6):858-873.
[5]Auder Dehon.DPFA-Coupled Microprocessors[C].Commondity Ics for the Early 21th century FCCM94,1994:10-13.
[6]孙肖子,张健康.专用集成电路设计基础[M].西安:西安电子科技大学出版社,2003.
[7]宋泽明,陈文凯.基于FPGA的算术逻辑单元设计[J].现代电子技术,2003(20):96-98.
[8]Handa M,Vemun R.Area Fragmentation in Reconfigurable Operating Systems[C].The 14th International Conference on Field Programmable Logic and Aplications(FPL),Leuven,Belgium,2004:173-179.
[9]Zhong P,Martonosi M,Ashar P.FPGA-based SAT Solver Architecture with Near-Zero Systhesis and Layout Overhead[J].IEE Proc.-Comput,Digit.Tech,2000,147(3):135-141. |