基于FPGA的高速数据采集控制模块设计

Abstract

Abstract:

This data acquisition control module adopts the FPGA of Spartan-3E serials,AD10242 converter and MXP-123MD-F optical transceiver to realize high-speed data acquisition and optical fiber transmission.In this module,the FPGA acts as the kernel part to achieve functions of data control,dual-part RAM,8B/10B encoding/decoding and so on.This module has the characteristics of stability,good real-time performance,high integration and flexible expansibility.Its function has been validated through test.

Key words: data acquisition;FPGA;8B/10B encoding/decoding;optical fiber transmission

CLC Number:

TN79

Cite this article

ZHOU Qian. Design of High-speed Data Acquisition Control Module Based on FPGA[J]., 2012, 25(5): 14-.

share this article

0
/ / Recommend

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

URL: https://journal.xidian.edu.cn/dzkj/EN/

https://journal.xidian.edu.cn/dzkj/EN/Y2012/V25/I5/14

References

［1］董建勋,马游春,李锦明.基于反熔丝FPGA的多路数据采集单元［J］.仪表技术与传感器,2011(3):49-57.

［2］陈立万,黄青龙,刘万里.基于FPGA的数据采集系统的设计［J］.合肥工业大学学报:自然科学版,2011,34(3):359-362.

［3］尹波,蒋泽,罗小兵.光纤通道中高性能光收发模块的研制［J］.重庆邮电大学学报:自然科学版,2007,19(6):694-696.

［4］葛建军,胡毅,徐红春.高速SFP光模块消光比的温度补偿研究［J］.光通信研究,2010,36(5):40-43.

［5］GERD K.Optical fiber communications［M］.北京:电子工业出版社,2002.

［6］田耘,徐文波.Xilinx FPGA开发实用教程［M］.北京:清华大学出版社,2009.

［7］杨跃.FPGA应用开发实战技巧精粹［M］.北京:人民邮电出版社,2009.

［8］武小强,田小平.一种基于FPGA的8B/10B编解码电路的设计与实现［J］.西安邮电学院学报,2010,15(5):27-29.

［9］WIDMER A X,FRANASZE P A.A DC-balanced,partitioned-block［J］.8B/10B Transmission Code IBM Research and Development Journal,1983,23(5):441-443.

Related Articles 15

[1]	TUN Yu-Hua, WANG Ke-Jian. Programmable Integrated Scanning Probe Conditioning Circuit Design [J]. , 2018, 31(1): 75-.
[2]	ZHAO Shuguang，CUI Ping，LUO Xiao，LI Zhiwei. Research on the Evolutionary Design and Optimization Method of Reversible Logic Gates Based on NCV Gate Library [J]. , 2017, 30(9): 1-.
[3]	ZHOU Hang. The Realization and Research of Inertial Pulse Output Signal Measurement in the FPGA [J]. , 2017, 30(4): 15-.
[4]	DUAN Xueli, ZHAO Shuguang, FENG Ruofei. Method of Logic Diagram and Waveform Visualizing of Reversible Logic Circuit [J]. , 2016, 29(11): 6-.
[5]	LIANG Xiaoxiong, ZHAO Shuguang, GUO Rongtian. Reversible Logic Description and Verification Based on Hardware Description Language [J]. , 2016, 29(10): 1-.
[6]	GUO Rongtian, ZHAO Shuguang, LIANG Xiaoxiong. Reversible Logic Description Based on Conventional Logic Gates and Schematics [J]. , 2016, 29(9): 139-.
[7]	DANG Junbo1, LI Zhe1, LI Yajun2. Design and Implementation of Serial Communication Circuits Based on FPGA [J]. , 2016, 29(7): 106-.
[8]	YANG Lan，QI Xiuzhen. Design and Implementation of UART Controller Using FPGA [J]. , 2016, 29(6): 72-.
[9]	LI Wei,ZHAI Sheping. Simulated Road Sign Recognition and its FPGA Implementation [J]. , 2016, 29(2): 45-.
[10]	CHEN Chunyan. Electrode Pin Control Signal Processing for Digital Microfluidic Biochips [J]. , 2015, 28(9): 93-.
[11]	JIAO Shuhong,CHENG Rentao. Design of a DDR3 Controller Based on FPGA [J]. , 2015, 28(7): 41-.
[12]	ZHANG Le,ZHAO Shuguang,XIAO Huajun. Recognition and Graphical Display of Reversible Logic Expressions [J]. , 2015, 28(7): 44-.
[13]	ZHANG Zhan,CUI Jinwei,LU Jiong. Design of Flight Control System for Small UAV Based on Xilinx Vivado HLS [J]. , 2015, 28(7): 172-.
[14]	WU Xiaobing. Realization of Cylinder Projection Arithmetic Based on FPGA [J]. , 2015, 28(5): 9-.
[15]	GU Qiang. Simulation and Hardware Implementation of D/A Conversion in System View Environment [J]. , 2015, 28(5): 43-.

Metrics

Viewed

Full text

Abstract

Cited

Shared

Comments

Recommended 0

No Suggested Reading articles found!

Abstract
References
Related Articles
Metrics
Comments
Recommended

TOP

Design of High-speed Data Acquisition Control Module Based on FPGA

PDF (PC)

Like

Knowledge