基于FPGA的可配置 FFT IP核实现研究

Abstract

Abstract:

A reconfigurable IP core implemented on FPGA is described.This FFT architecture is based on a butterfly process which employs pipeline architecture and fast parallel multiplier.An implementation of 4k points based on this IP with the reconfigurable points,data width and radix is performed.This IP is realized by Verilog and simulated by ModelSim.It is synthesized by ISE and downloaded to Virtex-5 xc5vfx70t that runs at 200 MHz clock.The experimental result and performance comparison show that it has better capability and speed than exiting reported realizations.

Key words: FFT;re configuration;FPGA

CLC Number:

TN911.72

Cite this article

LI Daxi. Research on and Implementation of Reconfigurable FFT IP Core Based on FPGA[J]., 2014, 27(6): 46-.

share this article

0
/ / Recommend

Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks

URL: https://journal.xidian.edu.cn/dzkj/EN/

https://journal.xidian.edu.cn/dzkj/EN/Y2014/V27/I6/46

References

［1］张燕燕,洪龙.Windows 环境下FFT 多核并行算法的设计实现［J］.计算机技术与发展,2010(9):74-77.

［2］胡广书.数字信号处理［M］.北京:清华大学出版社,2003.

［3］肖江,胡柯良,邓元勇.基于CUDA 的矩阵乘法和FFT性能测试［J］.计算机工程,2009,35(10):7-10.

［4］张犁,李双飞,石光明,等.一种FFT 并行处理机的设计与实现［J］.西安电子科技大学学报:自然科学版,2010,37(4):630-635.

［5］李仕专,李维涛,姜全贤,等.一种基于并行计算的快速FFT IP核设计［J］.计算机与数字工程,2010,38(4):139-141.

［6］万红星,陈禾,韩月秋.一种高速并行FFT处理器的VLSI结构设计［J］.电子技术应用,2004(12):45-48.

［7］GHISSONI S,COSTA E,MONTEIRO J,et al.Combination of constant matrix multiplication and gate-level approaches for area and power efficient hybrid radix-2 dit/fft realization［C］.2011 18th IEEE International Conference on Electronics,Circuits and Systems (ICECS),2011:567-570.

［8］MATEUS B F,EDUARDO A,César da Costa,et al.Martins design of power efficient butterflies from Radix-2 DIT FFT using adder compressors with a new XOR gate topology［J］.Analog Integrated Circuits and Signal Processing,2012,73(3):945-954.

［9］李欣,刘峰,龙腾.定点FFT在TS201上的高效实现［J］.北京理工大学学报,2010,30(1):88-91.

［10］齐华,李勇,郝重阳.一种块递推实时FFT算法模块设计与实现［J］.西北工业大学学报,2009,27(2):240-244.

Related Articles 15

[1]	LEI Wen，WANG Zhenzhen，MA Huihui，LUO Wei，ZHENG Ning. Design of Pointer type Instrument Recognition System Based on ADSP-BF609 [J]. , 2017, 30(9): 60-.
[2]	LI Yulin，XIANG Yu，WU Song. Noise Source Identification Based on Acoustic Holography and DSP Implementation [J]. , 2017, 30(4): 27-.
[3]	TANG Guangjie, ZHANG Renjie. Research on Capture and Tracking Algorithm of GPS Satellite [J]. , 2016, 29(10): 33-.
[4]	YU Yang,LI Xiaoyan,ZHANG Xiaochun. Automatic Modulation Recognition of BPSK,QPSK,UQPSK,and 64QAM Signals [J]. , 2015, 28(1): 49-.
[5]	CHENG Yao. Frequency Detection with Apfft and Phase Deduction Based on FPGA [J]. , 2015, 28(1): 143-.
[6]	HUI Tengfei,YANG Lei,GONG Xianfeng. An FPGA Implementation Structure of Digital Group Demultiplexing [J]. , 2014, 27(12): 137-.
[7]	Liu Xing. Design of High-speed and High-precision Data Acquisition system Based on ARM and CPLD [J]. , 2014, 27(8): 190-.
[8]	LIU Xiaoguang,DONG Yang,QU Qian,WANG Bing,DENG Jie. Design and Implementation of Blind Recognition of Linear Space-Time Block Codes Based on DSP [J]. , 2014, 27(4): 131-.
[9]	KANG Kang,HE Meng. Design of Bootload for TMS320C6455 DSP Based on the External Flash [J]. , 2014, 27(3): 89-.
[10]	YANG Feifei,YIN Yafang. New Variable Step Size LMS Adaptive Algorithm [J]. , 2013, 26(5): 125-.
[11]	JIA Zhen-Yue, MA Zhi-Gang, YANG Chuan-Chuan. SPI Flash Procedures-load of ADSP-BF53x Series of DSP [J]. , 2013, 26(4): 150-.
[12]	DENG Ke,FAN Junfeng,LIN Ying. Multi-Channel Single-Ended/Differential Signal Sampling and Acquisition System Based on DSP+FPGA [J]. , 2013, 26(3): 33-.
[13]	CHEN Bin,SU Yuxiao. Design of a Fuze Signal Processor with Orient Identification Based on Multi-core Units [J]. , 2013, 26(1): 77-.
[14]	GAO Tonghui,GUO Rui. Design of an ARM-based Intelligence Home Trash Can [J]. , 2012, 25(11): 55-.
[15]	SANG YA-Lou, RUAN Zheng-Xin. Review on Radio Digital Signal Processing and Software Radio Technology [J]. , 2012, 25(6): 155-.

Metrics

Viewed

Full text

Abstract

Cited

Shared

Comments

Recommended 0

No Suggested Reading articles found!

Abstract
References
Related Articles
Metrics
Comments
Recommended

TOP

Research on and Implementation of Reconfigurable FFT IP Core Based on FPGA

PDF (PC)

Like

Knowledge