2.5D硅转接板TSV结构研究

doi:10.16180/j.cnki.issn1007-7820.2020.01.009

摘要/Abstract

摘要：

针对结构参数对TSV可靠性影响不明确的问题,文中采用有限元分析和模型简化的方法,分析了TSV结构在温度循环条件下的应力应变分布,并进一步研究了铜柱直径、SiO₂层厚度以及TSV节距等结构参数对TSV结构可靠性的影响。结果表明,采用文中的方法简化模型后得出的结果拟合度在0.95以上;在TSV结构上施加温度循环载荷时,在SiO₂界面会出现应力集中,而在钝化层中会出现应变增大;改变铜柱直径、绝缘层厚度和TSV节距将显著影响TSV结构的可靠性;减小填充铜的直径、增加SiO₂层的厚度、增加TSV节距,都将有助于减小TSV结构的最大应力。

关键词: TSV, 有限元分析, 模型简化, 温度循环, 结构参数, 应力集中

Abstract:

Aiming at the problem that the influence of structural parameters on the reliability of TSV is not clear, the finite element analysis and model simplification method were used to analyze the stress-strain distribution of TSV structure under temperature cycling conditions. The effect of structural parameters including copper pillar diameter, SiO₂ layer thickness and TSV pitch on the reliability of TSV structure were further studied. The results showed that the fitting degree of the results obtained by simplifying the model was above 0.95. When the temperature cyclic load was applied to the TSV structure, stress concentration would occur at the SiO₂ interface, and strain increase would occur in the passivation layer. Changing the copper column diameter, insulation thickness and TSV pitch could significantly affect the reliability of the TSV structure. Reducing the diameter of the filled copper, increasing the thickness of the SiO₂ layer, and increasing the TSV pitch all helped to reduce the maximum stress of the TSV structure.

Key words: TSV, finite element analysis, model simplification method, structural parameters, temperature cycling, stress concentration

中图分类号:

TN305.94

刘建松,林鹏荣,黄颖卓,练滨浩. 2.5D硅转接板TSV结构研究[J]. 电子科技, 2020, 33(1): 46-50.

LIU Jiansong,LIN Pengrong,HUANG Yingzhuo,LIAN Binhao. Research on TSV Structure of 2.5D Silicon Interposer[J]. Electronic Science and Technology, 2020, 33(1): 46-50.

图/表 12

图1

表1

表2

图2

图3

图4

图5

图6

图7

图8

图9

图10

参考文献 16

[1]	Ding Yingtao, Yan Yangyang . Analytical solution on interfacial reliability of 3D Through Silicon Via (TSV) containing dielectric liner[J]. Microelectronics Reliability, 2014,54(6-7):1384-1391.
[2]	高翔 . 倒装芯片封装和三维封装硅通孔可靠性研究[D]. 武汉:华中科技大学, 2014.
	Gao Xiang . Research on reliability for flip-chip package and Through Silicon Via (TSV) in 3D package[D]. Wuhan: Huazhong University of Science & Technology, 2014.
[3]	熊国际 . 多环境下硅通孔互连结构可靠性技术研究[D]. 桂林:桂林电子科技大学, 2014.
	Xiong Guoji . Study on reliability technology of TSV interconnect structure in the Multi-environments[D]. Guilin:Guilin University of Electronic Technology, 2015.
[4]	薛彤, 张国华, 杨轶博 . 多种结构硅通孔热应力仿真分析[J]. 微电子学, 2015,45(6):820-824.
	Xue Tong, Zhang Guohua, Yang Yibo . Thermal-stress analysis on several kinds of structures of TSV[J]. Microelectronics, 2015,45(6):820-824.
[5]	周颖 . 基于硅通孔的三维电子封装热机械可靠性研究[D]. 武汉:华中科技大学, 2016.
	Zhou Ying . Research on reliability of Through Silicon Via (TSV) in 3D integration[D]. Wuhan:Huazhong University of Science & Technology, 2016.
[6]	Soufyane Belhenini, Abdellah Tougui . 3D finite element modeling of 3D C2W (Chip to Wafer) drop test reliability:Optimization of internal architecture and materials[J]. Microelectronics Reliability, 2014,54(1):13-21.
[7]	Jiang T, Ryu S K, Zhao Q , et al. Measurement and analysis of thermal stresses in 3D integrated structures containing Through-Silicon-Vias[J]. Microelectronics Reliability, 2013,53(1):53-62.
[8]	Lee C C, Yang T F, Wu C S , et al. Impact of high density TSVs on the assembly of 3D-ICs packaging[J]. Microelectronic Engineering, 2013,107:101-106.
[9]	Xi Liu, Qiao Chen, Venkatesh Sundaram , et al. Failure analysis of through-silicon vias in free-standing wafer under thermal-shock test[J]. Microelectronics Reliability, 2013,53(1):70-78.
[10]	Zhong Shunan, Wang Shiwei . Thermal reliability analysis and optimization of polymer insulating Through-Silicon-Vias (TSVs) for 3D integration[J]. Science China Technological Sciences, 2014,57(1):128-135.
[11]	Lau J H, Yue T G . Effects of TSVs (Through-Silicon Vias) on thermal performances of 3D IC integration System-in-Package (SiP)[J]. Microelectronics Reliability, 2012,52(11):2660-2669.
[12]	刘建松, 姚全斌, 林鹏荣 , 等. 凸点材料的选择对器件疲劳特性的影响材[J]. 半导体技术, 2017,42(7):544-550.
	Liu Jiansong, Yao Quanbin, Lin Pengrong , et al. Effects of bump materials selection on the fatigue characteristic of devices[J]. Semiconductor Technology, 2017,42(7):544-550.
[13]	Wielgoszewski G, Józwiak G . Investigation of thermal effects in through-silicon vias using scanning thermal microscopy[J]. Micron, 2014,66(6):63-68.
[14]	Chen Qianwen, Yu Wuyang . Reliability of Through-Silicon-Vias (TSVs) with benzocyclobutene liners[J]. Microelectronics Reliability, 2013,53(5):725-732.
[15]	Cheng E J, Shen Y L . Thermal expansion behavior of Through-Silicon-Via structures in three-dimensional microelectronic packaging[J]. Microelectronics Reliability, 2012,52(3):534-540.
[16]	James Marro, Chukwudi Okoro . Defect and microstructural evolution in thermally cycled Cu through-silicon vias[J]. Microelectronics Reliability, 2014,7(5):1-8.

结构	尺寸
芯片	5.4×6.4×0.75
微凸点	0.07
C4凸点	0.13
转接板	24×20×0.11
基板尺寸	34×34×2.4

材料	热膨胀系数/×10^-6/K	杨氏模量/GPa	泊松比
Sn63Pb37	21.6	30.8	0.35
Pb90Sn109	28.2	19.03	0.282
Si	3	129	0.28
陶瓷基板	7	241	0.25
Cu	16.7	116	0.339
SiO₂	0.57	44	0.17
Polyimide	20	1.37	0.42