[1]TANZAWA T,TANAKA T,TAKEUCHI T,et al.Circuittechniques fora 1.8 vonly NAND flash memory[J].IEEE Journal Solid-State Circuits,2002,37(1):84-89.
[2]DOYLE B,BOURCERIE M,MARCHETAUX J C,et al,Interface state creation and charge trapping in the medium-to-high gate voltage range during hot-carrier stressing of n-MOS transistor[J].IEEE Transaction on ElecDev,1990;37(3):744-754.
[3]HU C,TAM S C,HSU F C,et al.Hot-electron-induced MOSEFT degradation-model,monitor and improvement[J].IEEE Transaction on ElecDev,1985;32(2):375-384.
[4]TANZAWA T,TANAKA T,TAKEUCHI T,et al.Circuit techiques for a 1.8 V only NAND flash memory[J].IEEE Journal,Solid-State Circuits,2002,37(1):84-89.
[5]王庆有.图像传感器应用技术[M].北京:电子工业出版社,2003.
[6]YU Chunli,HAO Yue,YANG Linan.A novel technique of parameter extraction for short channel length LDD MOSFETs[J].Chinese Joumal of Semiconductors,2004,25(10):1215-1220.
[7]EIJI T,CARY Y Y,AKEMI M H.Hot-carrier effect in MOS devices[M].Newyork:Academic Press Inc,1995.
[8]DIETER K S.半导体材料与器件表征技术[M].大连:大连理工大学出版社,2008. |