[1] RAJSUMAM R.System-on-a-chip:design and Test[M].America:Advantest America R&D Center,Inc,2000.
[2] CHENG W W.SoC testing methodology and practice proceedings of the design[C].Automation and Test in Europe Conference and Exhibition,2005.
[3] Semicon Doctor Industry Association.International technology roadmap for semiconductors(ITRS)[C].1999 Edition Test and Test Equipment,1999:16-18.
[4] Mentor Graphics Corp.Sacn and ATPG Process Guide V8.2007_3[M].Mentor Graphics Corp,2007.
[5] KIM I,ZORIAN Y,KOMORIYA G.Bulit-in self-repair for embedded high density SRAM[C].Proceedings of International Test Conference.Washington DC:IEEE Computer Society Press,1998:1112-1119.
[6] GOOR V D.Testing semiconductor memories[M].New York:John Wiley,1996.
[7] PRINCE B.Semiconductor memories[M].New York:John Wilry,1991.
[8] 夏宇闻.数字系统设计——Verilog 实现[M].北京:高等教育出版社,2006.
[9] 邓吉健.基于March C+算法的MBIST设计[D].贵阳:贵州大学,2008.
[10] 翟明静.基于March C+算法的存储器内建自测试设计与仿真[D].哈尔滨:哈尔滨理工大学,2009.