[1] |
CHEN S Y, VEMURI R. Reverse Engineering of Split Manufactured Sequential Circuits Using Satisfiability Checking [C]// Proceedings of the 2018 36th IEEE International Conference on Computer Design. Piscataway: IEEE, 2019: 530-536.
|
[2] |
王侃, 陈浩, 管旭光 , 等. 硬件木马防护技术研究[J]. 网络与信息安全学报, 2017,3(9):5-16.
|
|
WANG Kan, CHEN Hao, GUAN Xuguang , et al. Research on Hardware Trojan Defense[J]. Chinese Journal of Network and Information Security, 2017,3(9):5-16.
|
[3] |
秦茂源, 慕德俊, 胡伟 , 等. 硬件安全门级细粒度形式化验证方法[J]. 西安电子科技大学学报, 2018,45(5):143-148.
|
|
QIN Maoyuan, MU Dejun, HU Wei , et al. Fine-granularity Gate Level Formal Verification Method for Hardware Security[J]. Journal of Xidian University, 2018,45(5):143-148.
|
[4] |
毛保磊, 慕德俊, 胡伟 , 等. RSA时间信道滑动窗口攻击方法及量化分析[J]. 西安电子科技大学学报, 2017,44(5):114-120.
|
|
MAO Baolei, Mu Dejun, HU Wei , et al. Quantitative Analysis of Sliding Window Attack for the RSA Timing Channel[J]. Journal of Xidian University, 2017,44(5):114-120.
|
[5] |
HE J, ZHAOY, GUO X , et al. Hardware Trojan Detection through Chip-free Electromagnetic Side-channel Statistical Analysis[J]. IEEE Transactions on Very Large Scale Integration Systems, 2017,25(10):2939-2948.
|
[6] |
JARVI R W, MCLNTYRE M G . Split Manufacturing Method for Advanced Semiconductor Circuits: US20040102019A1[P]. 2004.
|
[7] |
JAGASIVAMANI M, GADFORT P, SIKA M. et al. Split Fabrication Obfuscation: Metrics and Techniques [C]//Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust. Washington: IEEE Computer Society, 2014: 7-12.
|
[8] |
IMESON F, EMTENAN A, GARG S. et al. Securing Computer Hardware Using 3D Integrated Circuit(IC) Technology and Split Manufacturing for Obfuscation [C]// Proceedings of the 2013 USENIX Conference on Security. Berkeley: USENIX Association, 2013: 495-510.
|
[9] |
许强, 蒋兴浩, 姚立红 , 等. 硬件木马检测与防范研究综述[J]. 网络与信息安全学报, 2017,3(4):5-17.
|
|
XU Qiang, JIANG Xinghao, YAO Lihong , et al. Overview of the Detection and Prevention Study of Hardware Trojans[J]. Chinese Journal of Network and Information Security, 2017,3(4):5-17.
|
[10] |
VAIDYANATHAN K, DAS B P, SUMBUL E. et al. Building Trusted ICs Using Split Fabrication [C]//Proceedings of the 2014 IEEE International Symposium on Hardware-oriented Security and Trust. Washington: IEEE Computer Society, 2014: 1-6.
|
[11] |
MAGANA J, SHI D, MELCHERT J , et al. Are Proximity Attacks a Threat to the Security of Split Manufacturing of Integrated Circuits?[J]. IEEE Transactions on Very Large Scale Integration Systems, 2017,25(12):3406-3419.
|
[12] |
WANG Y, CHEN P, HU J , et al. The Cat and Mouse in Split Manufacturing[J]. IEEE Transactions on Very Large Scale Integration Systems, 2018,26(5):805-817.
|
[13] |
ZHANG B, MAGANA J C, DAVOODI A. Analysis of Security of Split Manufacturing Using Machine Learning [C]// Proceedings of the 2018 Design Automation Conference. Piscataway: IEEE, 2018: a141.
|
[14] |
XIE Y, BAO C, SRIVASTAVA A . Security-aware 2.5D Integrated Circuit Design Flow against Hardware IP Piracy[J]. Computer, 2017,50(5):62-71.
|
[15] |
CHAKRABORTY R S, NARASIMHAN S, BHUNIA S. Hardware Trojan: Threats and Emerging Solutions [C]//Proceedings of the 2009 IEEE International High Level Design Validation and Test Workshop. Washington: IEEE Computer Society, 2009: 166-171.
|
[16] |
CHEN Z, ZHOU P Q, HO T Y. et al. How Secure Is Split Manufacturing in Preventing Hardware Trojan? [C]// Proceedings of the 2016 IEEE Asian Hardware-Oriented Security and Trust. Piscataway: IEEE, 2016: 7835561.
|
[17] |
HANSEN M C, YALCIN H, HAYES J P . Unveiling the ISCAS-85 Benchmarks:a Case Study in Reverse Engineering[J]. IEEE Design Test of Computer, 1999,16(3):72-80.
|
[18] |
VISWANATHAN N, PAN M, CHU C. Fastplace 3.0:a Fast Multilevel Quadratic Placement Algorithm with Placement Congestion Control [C]//Proceedings of the 2007 Asia and South Pacific Design Automation Conference. Piscataway: IEEE, 2007: 135-140.
|