[1] |
Ding Yingtao, Yan Yangyang . Analytical solution on interfacial reliability of 3D Through Silicon Via (TSV) containing dielectric liner[J]. Microelectronics Reliability, 2014,54(6-7):1384-1391.
|
[2] |
高翔 . 倒装芯片封装和三维封装硅通孔可靠性研究[D]. 武汉:华中科技大学, 2014.
|
|
Gao Xiang . Research on reliability for flip-chip package and Through Silicon Via (TSV) in 3D package[D]. Wuhan: Huazhong University of Science & Technology, 2014.
|
[3] |
熊国际 . 多环境下硅通孔互连结构可靠性技术研究[D]. 桂林:桂林电子科技大学, 2014.
|
|
Xiong Guoji . Study on reliability technology of TSV interconnect structure in the Multi-environments[D]. Guilin:Guilin University of Electronic Technology, 2015.
|
[4] |
薛彤, 张国华, 杨轶博 . 多种结构硅通孔热应力仿真分析[J]. 微电子学, 2015,45(6):820-824.
|
|
Xue Tong, Zhang Guohua, Yang Yibo . Thermal-stress analysis on several kinds of structures of TSV[J]. Microelectronics, 2015,45(6):820-824.
|
[5] |
周颖 . 基于硅通孔的三维电子封装热机械可靠性研究[D]. 武汉:华中科技大学, 2016.
|
|
Zhou Ying . Research on reliability of Through Silicon Via (TSV) in 3D integration[D]. Wuhan:Huazhong University of Science & Technology, 2016.
|
[6] |
Soufyane Belhenini, Abdellah Tougui . 3D finite element modeling of 3D C2W (Chip to Wafer) drop test reliability:Optimization of internal architecture and materials[J]. Microelectronics Reliability, 2014,54(1):13-21.
|
[7] |
Jiang T, Ryu S K, Zhao Q , et al. Measurement and analysis of thermal stresses in 3D integrated structures containing Through-Silicon-Vias[J]. Microelectronics Reliability, 2013,53(1):53-62.
|
[8] |
Lee C C, Yang T F, Wu C S , et al. Impact of high density TSVs on the assembly of 3D-ICs packaging[J]. Microelectronic Engineering, 2013,107:101-106.
|
[9] |
Xi Liu, Qiao Chen, Venkatesh Sundaram , et al. Failure analysis of through-silicon vias in free-standing wafer under thermal-shock test[J]. Microelectronics Reliability, 2013,53(1):70-78.
|
[10] |
Zhong Shunan, Wang Shiwei . Thermal reliability analysis and optimization of polymer insulating Through-Silicon-Vias (TSVs) for 3D integration[J]. Science China Technological Sciences, 2014,57(1):128-135.
|
[11] |
Lau J H, Yue T G . Effects of TSVs (Through-Silicon Vias) on thermal performances of 3D IC integration System-in-Package (SiP)[J]. Microelectronics Reliability, 2012,52(11):2660-2669.
|
[12] |
刘建松, 姚全斌, 林鹏荣 , 等. 凸点材料的选择对器件疲劳特性的影响材[J]. 半导体技术, 2017,42(7):544-550.
|
|
Liu Jiansong, Yao Quanbin, Lin Pengrong , et al. Effects of bump materials selection on the fatigue characteristic of devices[J]. Semiconductor Technology, 2017,42(7):544-550.
|
[13] |
Wielgoszewski G, Józwiak G . Investigation of thermal effects in through-silicon vias using scanning thermal microscopy[J]. Micron, 2014,66(6):63-68.
|
[14] |
Chen Qianwen, Yu Wuyang . Reliability of Through-Silicon-Vias (TSVs) with benzocyclobutene liners[J]. Microelectronics Reliability, 2013,53(5):725-732.
|
[15] |
Cheng E J, Shen Y L . Thermal expansion behavior of Through-Silicon-Via structures in three-dimensional microelectronic packaging[J]. Microelectronics Reliability, 2012,52(3):534-540.
|
[16] |
James Marro, Chukwudi Okoro . Defect and microstructural evolution in thermally cycled Cu through-silicon vias[J]. Microelectronics Reliability, 2014,7(5):1-8.
|