基于FPGA的多应用任务流量管理算法

doi:10.16180/j.cnki.issn1007-7820.2022.12.006

Abstract

Abstract:

In view of the packet loss problem of data burst transmission in FPGA multi-application tasks, this study proposes a RFCF algorithm for FPGA traffic management. Based on the rate-based traffic management strategy, the receiver feeds back the remaining resources to the sender by controlling the characters. The sender adopts different data priority transmission strategies according to the resource margin, so as to ensure that the burst data can be processed in time under multi-application tasks. The algorithm is implemented and verified in FPGA board. The results show that the RFCF algorithm can effectively improve the data transmission capability of FPGA in multi-application task scenarios. Compared with the rate-based traffic management algorithm, the packet loss rate of the proposed method is reduced by 14.9%.

Key words: FPGA, multi-application task, traffic management, control character, surplus resources, priority, transmission strategy, packet loss rate

CLC Number:

TN331

ZHANG Fengyin,GAO Bo,JI Yawei. Multi-Task Traffic Management Algorithm Based on FPGA[J].Electronic Science and Technology, 2022, 35(12): 43-48.

Figures/Tables 8

Figure 1.

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Table 1.

References 18

[1]	窦仁银. 基于FPGA的异构多核并行处理系统研究[D]. 北京: 北京邮电大学, 2016.
	Dou Renyin. Research on FPGA-based heterogeneous multicore parallel processing system[D]. Beijing: Beijing University of Posts and Telecommunications, 2016.
[2]	宫磊. 可重构平台上面向卷积神经网络的异构多核加速方法研究[D]. 合肥: 中国科学技术大学, 2019.
	Gong Lei. Study on heterogeneous multi-core acceleration methods of convolutional neural networks on reconfigurable platform[D]. Hefei: University of Science and Technology of China, 2019.
[3]	Yang P, Wang Q, Zhang P, et al. A task-driven reconfigurable heterogeneous computing platform for big data computing[C]. Singapore: Proceedings of the CCF Conference on Big Data, 2018.
[4]	魏心玥. 基于FPGA的实时宽带无线通信平台设计与实现[D]. 上海: 华东师范大学, 2019.
	Wei Xinyue. The design and implementation of real-time broadband wireless communication platform based on FPGA[D]. Shanghai: East China Normal University, 2019.
[5]	殷庆会. 基于FPGA的以太网MAC协议的控制模块实现[D]. 南京: 东南大学, 2018.
	Yin Qinghui. Implementation of Ethernet MAC protocol control module based on FPGA[D]. Nanjing: Southeast University, 2018.
[6]	杜小刚. 基于FPGA的以太网数据传输通道研究与实现[D]. 西安: 西安电子科技大学, 2015.
	Du Xiaogang. The research and implementation of Ethernet data transmission channel based on FPGA[D]. Xi'an: Xidian University, 2015.
[7]	李婉婉, 高博, 刘拥军. ATCA平台中FPGA组件的可视化管理设计实现[J]. 电子科技, 2017, 30(8):24-27.
	Li Wanwan, Gao Bo, Liu Yongjun. Design and implementation of visual management of FPGA components in ATCA[J]. Electronic Science and Technology, 2017, 30(8):24-27.
[8]	梅志伟. 卷积神经网络加速模块设计与FPGA实现[D]. 杭州: 浙江大学, 2020.
	Mei Zhiwei. Design and FPGA implementation of convolutional neural network acceleration module[D]. Hangzhou: Zhejiang University, 2020.
[9]	袁飞. Gbit TCP/IP卸载引擎的硬件设计与实现[D]. 成都: 电子科技大学, 2016.
	Yuan Fei. Gbit TCP/IP offload engine hardware design and implementation[D]. Chengdu: University of Electronic Science and Technology of China, 2016.
[10]	史伟忠, 曹卫卫, 范彦铭, 等. 基于FPGA的深空图像实时边缘检测算法与实现[J]. 电子科技, 2020, 33(5):45-49.
	Shi Weizhong, Cao Weiwei, Fan Yanming, et al. FPGA-based real-time edge detection and its implementation for deep-space images[J]. Electronic Science and Technology, 2020, 33(5):45-49.
[11]	陈京生. 面向需求响应业务的通信传输优化策略研究[D]. 北京: 华北电力大学, 2020.
	Chen Jingsheng. Research on communication transmission optimization strategies for demand response service[D]. Beijing: North China Electric Power University, 2020.
[12]	Smekal D, Nemeth F, Dvorak J. An FPGA-based priority packet queues[J]. IFAC-PapersOnLine, 2019, 52(27):377- 381.
[13]	沈耀坡, 梁煜, 张为. 一种高性能快速傅里叶变换的硬件设计[J]. 西安电子科技大学学报, 2018, 45(3):63-67.
	Shen Yaopo, Liang Yu, Zhang Wei. Hardware efficient fast Fourier transform architecture[J]. Journal of Xidian University, 2018, 45(3):63-67.
[14]	蹇强, 张培勇, 王雪洁. 一种可配置的CNN协加速器的FPGA实现方法[J]. 电子学报, 2019, 47(7):1525-1531. doi: 10.3969/j.issn.0372-2112.2019.07.017
	Jian Qiang, Zhang Peiyong, Wang Xuejie. An FPGA implementation method for configurable CNN co-accelerator[J]. Acta Electronica Sinica, 2019, 47 (7):1525-1531. doi: 10.3969/j.issn.0372-2112.2019.07.017
[15]	宋仕坤. 基于以太网MAC IP核的IEEE1588协议的设计与实现[D]. 西安: 西安电子科技大学, 2017.
	Song Shikun. The design and implementation of IEEE1588 protocol based on Ethernet MAC IP core[D]. Xi'an: Xidian University, 2017.
[16]	方灵鹏. 流媒体传输拥塞控制机制的研究[D]. 武汉: 华中师范大学, 2016.
	Fang Lingpeng. Research on congestion control mechanism in streaming media transmission[D]. Wuhan: Central China Normal University, 2016.
[17]	陈文娟. 基于速率的流媒体网络拥塞控制算法研究[D]. 兰州: 兰州理工大学, 2014.
	Chen Wenjuan. The research of streaming media network congestion control algorithm on the basis of the rates[D]. Lanzhou: Lanzhou University of Technology, 2014.
[18]	詹求翔. 基于光纤网络的TCPIP滑动窗口优化策略研究[J]. 信息通信, 2017(2):247-248.
	Zhan Qiuxiang. Research on TCPIP sliding window optimization strategy based on optical network[J]. Information and Communication, 2017(2):247-248.

算法	LUT数量/个	BRAM数量/个	FF数量/个	IO数量/个	BUFG数量/个	MMCM数量/个
基于速率的流量管理算法	5 808	14	6 059	17	14	1
文献[9]算法 RFCF算法	7 110 6 104	33 18	8 759 6 633	19 17	10 14	1 1

Multi-Task Traffic Management Algorithm Based on FPGA

RichHTML

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

Figures/Tables 8

References 18

Related Articles 15

Metrics

Comments

Recommended 0

[1]	CHENG Biqian,LIU Guangzhu,XIAO Hao. Improved Montgomery Modular Multiplication Algorithm and FPGA Implementation [J]. Electronic Science and Technology, 2022, 35(7): 58-63.
[2]	YUAN Ziang,NI Wei,RAN Jingnan. Reconfigurable Convolutional Neural Network Accelerator Based on Winograd Algorithm [J]. Electronic Science and Technology, 2022, 35(12): 35-42.
[3]	YUAN Qingqing,HU Xu,LIU Zhiyong,MA Ting,JIANG Quan. Servo Control for the Dual Three-Phase Permanent Magnet Synchronous Motor Based on FPGA [J]. Electronic Science and Technology, 2022, 35(12): 49-56.
[4]	WANG Chunhua,LI Bin,DU Gaoming,LI Zhenmin. Design and Implement of a High-Performance RLWE Cryptoprocessor [J]. Electronic Science and Technology, 2022, 35(11): 13-20.
[5]	CHEN Wenjie,SONG Yukun,ZHANG Duoli. Design of Matrix Decomposer Based on Improved QR Algorithm [J]. Electronic Science and Technology, 2022, 35(11): 21-28.
[6]	FENG Chong,WU Yaohui,WU Haozhen. Optimizing the Real-Time Kernel Interrupt Management Mechanism of μC/OS-III [J]. Electronic Science and Technology, 2021, 34(9): 7-11.
[7]	SHUI Jiusheng,WANG Ran. A On-Demand Multi-Node Priority Charging Scheduling Algorithm [J]. Electronic Science and Technology, 2021, 34(8): 43-49.
[8]	YAN Zijie,WANG Jingmei,CHEN Zhuo,LIU Yu. Implementation of Software Programmable FPGA Network Measurement Engine Technology [J]. Electronic Science and Technology, 2021, 34(2): 27-32.
[9]	SHI Weizhong,CAO Weiwei,FAN Yanming,DONG Jiajun,CHEN Shu,XIAO Hao. FPGA-Based Real-Time Edge Detection and its Implementation for Deep-Space Images [J]. Electronic Science and Technology, 2020, 33(5): 45-49.
[10]	XIE Zhixuan,YAO Hongbing,FAN Ning,CHEN Feng. Connected Domain Label Detection Algorithm for Multi-target Lens [J]. Electronic Science and Technology, 2020, 33(4): 50-54.
[11]	ZHAO Nengwu,LU Hongmin,XU Tao,HU Kuan,HE Chuanxia,MENG Xiaojiao. Design of Signal Source for Perimeter Intrusion Detection System Based on AD9910 [J]. Electronic Science and Technology, 2020, 33(1): 1-5.
[12]	DUAN Tie,HUANG Yan,WANG Yang. Reconfiguration Design of Digital PLL in Carrier Synchronous [J]. Electronic Science and Technology, 2019, 32(8): 41-45.
[13]	LUO Ying,WU Qiang,QIN Yun. The Least Mean Square Ultrasonic Beamforming Algorithm Based on GSC [J]. Electronic Science and Technology, 2019, 32(2): 37-41.
[14]	WANG Jiamin,YANG Qinghui,ZHANG Huaiwu. 9 kHz1.4 GHz High Precision Fast Random Frequency Hopping DDS Frequency Synthesizer [J]. Electronic Science and Technology, 2019, 32(12): 27-32.
[15]	HE Kai, LIANG Bei, YANG Fashun. Design of Calculating Image Coordinates of Feature Point Based on Vivado HLS [J]. , 2018, 31(4): 87-.